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Introduction
Since the invention of the ﬁrst electronic computers by Alan Turing in 1937 [Turing 1937],
the importance of memories in our daily life hasn't stopped to rise. Nowadays they
can be found in a vast range of electronic systems such as personal computers, lap-
tops, cellphones, televisions, appliances, and many others. As the applications of
these memories have grown more and more various, diﬀerent kind of technologies
have been developed to answer speciﬁc needs. In particular, the development of em-
bedded nonvolatile memories (eNVMs) has become a major need for the industry
as the market of autonomous, decentralized and mobile units has risen up during
the last decade. If ﬂash technology has been dominating the market until now, its
limitations have been reached, opening the way to a new era for non-volatile mem-
ories. Thanks to their scalability, endurance, write performances and low cost per
bit when compared to other eNVMs, Phase Change Memories (PCMs or PRAMs)
are often seen as one of the most promising technology to completely re-think the
design of the memory subsystem, allowing to gain orders of magnitude improve-
ments in speed and/or power consumption and to improve the memory hierarchy
gap (as storage-class memory between the CPU and hard-disk). Moreover, PCMs
oﬀer great potential for low density embedded memories (to be integrated in mi-
crocontrollers and Systems on Chip (SoC)). Finally, exciting new applications and
markets can be addressed, as new functionalities coupled with logic circuits to en-
able block power-down (in the Internet-of-Thing "Normally-Oﬀ" applications), or
use as artiﬁcial synapses in neuromorphic systems for Big-Data analytics. However,
some requirements still need to be fulﬁlled, in particular concerning the reliability
of the memories when exposed to high temperatures. During the last few years,
many eﬀorts have been made to improve the thermal stability of PCMs, and no-
table progress has been achieved in this way by experimenting innovative materials
such as germanium-enriched Ge2Sb2Te5 (Ge-rich GST). Unfortunately this solution
raises another issue, which is the drift of the resistance over time. This phenomenon,
already observed and studied in Ge2Sb2Te5 (GST) and other phase change materials
was especially known to increase the resistance of the RESET state, but has been
proven recently to have also an impact on the SET state of Ge-rich GST devices.
In this thesis, we have investigated physical mechanisms governing Reliability of
Ge-rich Phase-Change Memories by means of intensive electrical characterization &
TEM analyses.

Chapter 1
Phase-Change Memories
In the following chapter we will present the context of this work with a rapid overview
of the semiconductor memory market and a comparison of emerging non-volatile
memories. We will then focus on the PCM technology, introducing its working
principle, its advantages, and its drawbacks. The main structures of PCM cells will
be detailed before going into the physics of crystallization in phase-change materials.
The goals and outline of this thesis will be given after presenting the main topic of
our studies, namely the reliability issues of Phase-Change Memories (PCM), with
the description of the mechanisms responsible for the loss of data.
1.1 Context
1.1.1 The semiconductor memory market
Since the invention of the ﬁrst transistor by Bell Labs (USA) in 1947, the market of
Integrated Circuits (IC) has impressively soared, and the total revenue now exceeds
300 billion dollars (ﬁg.1.1).
Figure 1.1: Worldwide semiconductor industry revenue, data from WSTS [Statistics 2013]
The semiconductor (SC) memory market represents a consistent share of the
IC market, with approximately $82B of revenues in 2013 (1/4 of IC revenues)
[De Charentenay 2015]. It is divided into two main categories depending on the
type of system in which the memories are integrated. Fig.1.2 shows some applica-
tion ﬁelds for both categories: stand-alone memories are mainly dedicated to data
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storage and main RAM memories of computers, servers, cellphones, video game
consoles or tablets; embedded memories regroup all applications where the mem-
ory device is co-integrated with the CMOS elements on the same chip (System
on Chip or SoC), like microcontrollers (MCUs) for the automotive and industrial
ﬁelds, smart-cards (SIM cards, ID cards...), mobile Micro Processor Units (MPUs)
for cellphones, and other general electronic purposes like appliances or toys.
Figure 1.2: Stand-alone and embedded applications of semiconductor memories.
The distribution of the SC market revenues is detailed in ﬁg. 1.3, with $67B for
stand-alone applications and $15B for embedded systems. Flash and DRAM share
most of the stand-alone sales with respectively 43% and 53% of the revenues in 2013
while SRAM is the most represented technology in embedded systems with 73% of
the embedded market revenues.
Figure 1.3: The semiconductor memory market in 2013.
1.1.2 Introduction to non-volatile memories
Random-Access Memory The role of Random-Access Memory (RAM) in mod-
ern computers is of primary importance. It is used to store temporarily all the
data (text, images...) and software (word processors, web browsers, video games...)
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which are in use, as well as a part of the Operating System (DOS, Windows, Mac
OS, Linux...). For example, when the user opens a software (originally installed and
stored on the hard drive), the computer stores it temporarily in the RAM memory,
faster to access than the hard drive. In this case, Random-Access Memory thus
enables a much faster communication between the Central Processing Unit (CPU)
- the heart of the computer which processes the data - and the software being used.
Such a memory must therefore provide very low accessing times and a high reliability
to ensure a proper user experience.
Two types of Random Access Memories Random-Access Memories are di-
vided into 2 categories: volatile and non-volatile. Volatile memories like Static
RAM (SRAM) and Dynamic RAM (DRAM) Data stored in volatile memories will
be lost once power is switched oﬀ while non-volatile memories (NVMs) can keep the
information even without any power source.
Figure 1.4: Organization chart of the main memory technologies. [Natarajan 2009]
Figure 1.4 shows an organization chart of the main memory technologies (in-
cluding technologies already on the market and others that are currently under
development). While the volatile Dynamic and Static RAMs (respectively DRAM
and SRAM) have been dominating the ﬁeld of RAM memories for decades since the
60's, new types of non-volatile RAMs have risen up during the last twenty years,
especially ﬂash memory which has become the new dominant technology on the
market. Besides DRAM, SRAM and ﬂash, new alternatives are being explored,
representing the so-called emerging memories technologies.
1.1.3 Focus on Flash non-volatile memory technologies and market
Flash technology: the ﬂoating gate transistor To store data, a ﬂash memory
cell uses a MOSFET transistor in which a ﬂoating gate (typically made of polycrys-
talline silicon) is inserted in-between the control gate and the MOSFET channel.
This ﬂoating gate is electrically isolated from the rest of the device by two insulating
layers, namely the control oxide and the tunnel oxide (ﬁg.1.5).
In this type of memory the information is stored by transferring electrons in or
out of the ﬂoating gate, which modiﬁes the threshold voltage of the MOSFET and
enables the creation of two distinct states (binary 1 or 0).
6 Chapter 1. Phase-Change Memories
Figure 1.5: Schematic of a ﬂoating gate transistor used in ﬂash technology.
Flash memories are divided in two diﬀerent groups depending on the cells ar-
rangement in the memory arrays:
• the NOR architecture in which cells are connected in parallel (ﬁg.1.6), enabling
to access each individual cell separately. NOR devices are mainly used for
instruction codes storage in operating systems of cellphones, motherboard or
microcontrollers.
• the NAND architecture in which cells are connected in series (ﬁg.1.6), which
forbids the access to individual cells but enables to store a high volume of
data. NAND ﬂash is the main technology used in USB storage devices as well
as most memory card formats and solid-state drives available today.
Figure 1.6: The NOR and NAND architectures of Flash memories.
The simplicity of Flash structure makes it a highly scalable technology, but the
two architectures do not require the same space for each cell: while one cell occupies
an area of 4F2 in the NAND architecture, this value rises to 10F2 in the NOR one,
even when using exactly the same semiconductor device fabrication because NOR
Flash cells require a separate metal contact for the drain of each cell.
Stand-alone memory applications The stand-alone memory market is cur-
rently dominated by 5 integrated device manufacturers (Samsung, Micron, SK
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Hynix, Toshiba and SanDisk) which share 95% of the overall revenues in 2013
(ﬁg.1.7). If we focus on non-volatile memories, Flash represents approximately 95%
of global NVMs sales for stand-alone applications, driven by the expansion of NAND
memory over the past few years.
Figure 1.7: Main actors of the stand-alone memory market (reproduced from [Tortorelli 2015]).
As NAND memory is mainly dedicated to store a large amount of data, user
data storage is thus the main market aimed by this technology typically found
in USB keys, memory cards, cellphones, tablets and most recently in Solid-State
Disks (SSD). Fig.1.8 shows a analysis of the NAND market evolution between 2010
and 2014 [Choi 2014]. The explosion of the mobile devices market, coupled to the
progressive replacement of Hard Drive Disks (HDDs) by Solid-State Disks (SSDs)
are two of the main reasons why NAND rules over the NVM market for stand-alone
applications.
Figure 1.8: Analysis of the NAND market evo-
lution between 2010 and 2014 (reproduced from
[Choi 2014]).
This rise has been made possible essentially by the cost diminution of NAND
memories with the reduction of cells size thanks to the improvements of lithography
techniques. From 1998 to 2012 the size of a NAND cell has been indeed divided by
1000 [Burr 2013], leading to a radical decrease of NAND cost from approximately
$10k/GBit in 1995 to $0.05/GBit in 2015 [De Charentenay 2015].
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Embedded applications Concerning embedded memories, we will focus on the
MCU market since it is the main ﬁeld of applications for embedded non-volatile
memories (eNVMs). This market is less concentrated than the stand-alone memory
market with the top ten producers being large semiconductor IC manufacturers
(ﬁg.1.9).
Figure 1.9: Main actors of the MCU market (automotive & Smartcards) [Strenz 2014].
Fig.1.10 compares the evolution of market size for stand-alone Flash (NAND
and NOR) and MCUs [Baker 2012]. Although NAND Flash still represents the
most rapidly growing market, MCU sales are also growing steadily and are expected
to reach $20B by the end of the year 2015.
Figure 1.10: The evolution of the MCU market from 2008 to 2015 (reproduced from [Baker 2012]).
Embedded NVMs are currently estimated to represent 50% of the MCU market,
with expectations to see this number rising up in the next years [Niebel 2011],
making this ﬁeld a strong driver for eNVM innovations.
MCUs are used in a wide variety of applications, with very special speciﬁcations
for each of them. Fig.1.11 displays the main criteria that eNVMs must fulﬁll to
address each application [Baker 2012].
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Figure 1.11: Requirements for each eNVM application with relative importance (max = 5, min =
1) [Baker 2012].
Since a single technology cannot answer all these needs, diﬀerent types of Flash
architectures have been developed:
• the 1T-NOR architecture where a single ﬂoating-gate transistor is used to
store data
• the 2T-NOR (or EEPROM) where 2 transistors are used in series
• the 1.5T Flash (or split-gate) in which the control gate only covers part of the
tunnel oxide and ﬂoating gate
The main applications, advantages and drawbacks of these technologies are sum-
marized in ﬁg.1.12.
1.1.4 Limits of Flash technology and solutions
As said above, Flash technology is based on ﬂoating gate transistors: to reduce the
size of a Flash cell it is thus necessary to shrink the dimensions of the oxides layer
surrounding the ﬂoating gate. But this shrinking will soon reach its limits as physical
issues start to appear when the tunnel oxide is too thin: there is indeed a threshold
value for the oxide thickness below which the electrons can escape the ﬂoating gate
because of quantum tunnelling eﬀects. Scaling down the tunnel oxide also aﬀects
the endurance of the cell: as the electric ﬁeld applied to the device gets stronger and
stronger with smaller dimensions, more defects appear in the oxide layer, fostering
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Figure 1.12: Main Flash architectures used in embedded applications [Strenz 2011].
the electrons leakage from the ﬂoating gate. Another important issue when scaling
down Flash memories lays in the increase of interference between neighboring cells.
A capacitive coupling can indeed appear because of the modiﬁcation of the transis-
tor's threshold voltage implied by the charge stored in a neighboring cell. It is thus
necessary to keep a certain distance between the cells to ensure the reliability of
the devices. At last, shrinking the dimensions of the ﬂoating gate transistor implies
that fewer electrons can be stored in the ﬂoating gate. This leads to another issue,
as reliability problems start to appear when dimensions do not enable more than 10
electrons to be stored, so that quantum eﬀects must be taken into account.
As these intrinsic physical limits cannot be avoided with the current materials
and architectures used in Flash fabrication, other solutions are considered to in-
crease its density. Some studies are currently focusing on new materials with better
performances for the ﬂoating gate, like silicon nitride (SiN) or nanocrystals which
lower the leakage of charges towards the tunnel oxide. The control oxide could also
be replaced by high permittivity materials (or "high k materials") like HfO2, ZrO2 or
AlO3, which ensure a good coupling between the control gate and the ﬂoating gate
while limiting the leakage current. At last, electrostatic interference between neigh-
boring cells can be lowered by using low permittivity materials (SiO2, SiOCH...) to
separate each transistor.
Besides these researches for alternative materials, new types of architectures have
also been considered to further decrease the cost of Flash memories. As opposed
to the currently adopted planar structures, three-dimensional architectures have
been introduced: one approach, called the stacked architecture, consists in several
layers of classical planar memories which are interconnected by metallic junctions
[Jung 2006]. In other architectures like BiCS [Tanaka 2007], TCAT [Jang 2009],
VSAT [Kim 2009] or VG-NAND [Lue 2010], the transistor channel and the gate
form crossed 3D structures as depicted in ﬁg.1.13.
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Figure 1.13: Schematic of 3D Flash architectures with vertical transistor channels (left) or hori-
zontal (right) [Arreghini 2013].
1.2 Emerging non-volatile memories
In order to overcome the limits of current technologies (in terms of scaling, perfor-
mance or cost), several new technologies have been intensively studied in the last
decades. Their working principles, main characteristics and application ﬁelds are
brieﬂy reviewed in the next paragraphs.
Ferroelectric RAM (FeRAM) This type of RAM exploits the two stable po-
larization states of a ferroelectric material (typically lead zirconate titanate Pb(Zr,
Ti)O3 or PZT) which naturally contains electric dipoles, because of the distribution
of anions and cations inside its structure. The application of an electrical ﬁeld to
the material enables to change its polarization state durably, and thus to program
the device in two distinct states (ﬁg.1.14). The 1T-1C (one transistor and one ca-
pacitor) storage cell design in an FeRAM is similar in construction to the storage
cell in widely used DRAM since both cell types include one capacitor and one ac-
cess transistor. In a DRAM cell capacitor, a linear dielectric is used, whereas in an
FeRAM cell capacitor the dielectric structure includes ferroelectric material.
Figure 1.14: Schematic of a FeRAM cell.
To read the information, the cell is set to its "0" polarization state. If this implies
a change of polarization, a charge variation is measured, meaning that the cell was in
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its state "1". If no variation is measured, then the cell was in a state "0". This means
that the reading step in a FeRAM cell is a destructive process. The advantages of this
technology over Flash are its lower power consumption, faster write performance and
greater number of write-erase cycles. But the working principle of FeRAM implies
that the information stored in one cell is lost after reading, because the cell has to
be put back in its "0" state, because of its lower density (thus higher cost), its small
scaling potential and the diﬃculties usually encountered during the integration of
the devices, FeRAM is generally not considered as a future alternative to Flash
memories at this date.
Magnetic RAM (MRAM) MRAMs can be seen as the magnetic version of
FeRAMs as they use the two stable magnetic states of a ferromagnetic material.
An MRAM cell is made of two ferromagnetic plates which can both hold a magne-
tization, separated by a thin insulating layer (ﬁg.1.15). One of the two plates is a
permanent magnet set to a particular polarity while the other plate's polarity can
be changed by the means of an external magnetic ﬁeld applied to the cell. This
change of polarity induces a change of the cell's resistance, and thus enables the
distinction between two resistive states, making it suitable for memory applications.
Figure 1.15: Schematic of a classic MRAM cell.
The main drawback of this technology comes from the many diﬀerent layers
needed for its fabrication, using multiple materials which are not usual in the mi-
croelectronic ﬁeld, making it diﬃcult to integrate in the production lines of current
microelectronic manufacturers. Moreover the ﬁrst generation of MRAMs had a lim-
ited scaling potential, with high currents needed for the programmation and a small
resistance window between the two resistive states. More recently, the Spin-Transfer
Torque MRAMs (STT-MRAM) technology has been introduced, in which the ori-
entation of the free magnetic layer is modiﬁed using a spin-polarized current rather
than an external magnetic ﬁeld. Thanks to this new technique, STT-MRAMs could
theoretically reach similar performances than SRAM with densities close to DRAM
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but much lower power consumption than the latter, and an unlimited lifetime since
no electronic nor material movement is engaged.
Resistive RAMs (RRAMs): Oxide Resisitive RAM (OxRRAM) & Conductive-
Bridging RAM (CBRAM) OxRRAM and CBRAM technologies are both based
on the reversible change of resistance inside an active material by the creation and
destruction of a conductive ﬁlament between the two electrodes (ﬁg.1.16).
Figure 1.16: Schematic of the working principle of CBRAM/OxRRAM device. The application
of an electrical pulse to the cell enables the reversible creation of a conductive ﬁlament inside the
active material (typically GeS2 or GdOx in CBRAMs, and HfO2 or TiO2 in OxRRAMs).
In the case of CBRAM, the active material is a solid electrolyte (e.g. GeS2
or GdOx for example) surrounded by two solid metal electrodes. One of these
electrode is inert (e.g. platinum or tungsten) while the other one is electrochemically
active (e.g. copper or silver), leading to redox reactions with the active material
when a voltage or current pulse is applied to the cell, and thus to the creation (or
destruction) of a conductive ﬁlament.
In an OxRRAM cell, the active material is usually a very thin layer (a few
nanometers) made of a transition metal oxide (e.g. HfO2 or TiO2). In its initial
state, the oxide layer is insulating, and a ﬁrst electrical stress is needed to make
it conductive (the so-called "forming" step). The reversible switching between the
high and low resistance states is then induced by the application of an electrical
pulse to the cell, creating (or erasing) a conductive ﬁlament which is thought to be
made of oxygen vacancies [Waser 2009].
It should be said that for both technologies, the physics implied in the formation
and destruction of the conductive ﬁlament is not totally understood at this date and
still being discussed.
When compared to Flash memory, CBRAM and OxRRAM exhibit faster write
times, higher endurance and lower power consumption. Moreover these technologies
theoretically need only a few ion widths to work, making them scalable to sizes much
smaller than Flash. Their integration in the Back-End-Of-Line is also much simpler,
leading to simpler construction and lower costs. But because of the great variability
of the cells performances, and because we still don't have a full understanding of
the physics involved in their working process, these technologies are still not enough
mature to be brought to the market.
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Phase-Change RAM (PRAM) Phase-Change RAMs (also known as PCM,
PCRAM, Ovonic Uniﬁed Memory, Chalcogenide RAM or C-RAM) use the two
resistive states of a chalcogenide material to store data. As this technology is the
main interest of this work, its working principle and other characteristics will be
detailed throughout the next sections and chapters.
Finally, the main characteristics, advantages and drawbacks of the emerging
technologies introduced above are summed up in table 1.1 [Tortorelli 2015].
Table 1.1: Main characteristics, advantages and drawbacks of emerging NVMs [Tortorelli 2015].
FeRAM MRAM CBRAM OxRRAM
Maturity High Medium Low Low
Scaling Low Medium Unknown High
potential
Cell surface 20 F2 6 F2 - 40 F2 4 F2 4 F2
Speed High High Medium Medium
Data retention Good Medium Unknown Unknown
Endurance High High Medium Medium
Power Low Variable Low Low
consumption
Integration
ease
Medium Low High High
Cost High High Unknown Unknown
Drawbacks
Destructive
reading,
scaling
Integration,
scaling
Variability,
under-
standing
Variability,
under-
standing
1.3 History of Phase-Change Memories
1.3.1 The beginning of Random Access Memories
The basic principles of electronic computers as we know them today were ﬁrst stated
by Alan Turing in 1937 [Turing 1937]. The functionality of this new kind of technol-
ogy relied on a form of memory to store all the information and data needed, and so
were created paper punched cards used in the very ﬁrst computer devices. The lim-
its of this technique were however quickly reached, and Turing pointed out the need
of new types of memories to allow the full development of computers [Turing 1947].
Magnetic core memories were invented a few years later and used as the main mem-
ory of the ﬁrst commercialized electronic computers, but the real revolution started
in the late 60's with the rise of solid state memories. This new era gave birth
to Random Access Memories (RAM) such as Static RAM (SRAM) and Dynamic
RAM (DRAM), more practical and much denser than magnetic core memories. But
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unlike the latter, SRAM and DRAM are both volatile, meaning they lose all the
information they have been storing once power is turned oﬀ. Further research was
therefore needed to develop a new kind of solid state memory with a density similar
to SRAM and DRAM, but non-volatile, and here was the opportunity for Phase
Change RAMs to make their ﬁrst appearance on the memory stage.
1.3.2 Birth of Phase-Change Memories
The idea of using the peculiar behaviors of phase-change materials to make solid
state memories was already explored since the early 60's: the ﬁrst patent on the
subject was ﬁlled in 1961 by Dewald, Northover and Pearson, who developed the
idea of "multiple resistance semiconductor elements" [Dewald 1966]. In their patent
they describe the main operations of a two-terminal device "capable of operating in
two resistance states", i.e. a low resistance state (LRS or SET) and a high one (HRS
or RESET). They also mention a threshold value of the voltage applied to the cell
"for changing the resistance state of [the device] from a ﬁrst discrete high resistance
state to a second discrete low resistance state". These concepts are still applicable to
modern phase-change memories (PCM), but the real breakthrough in PCM history
came from the work of Standford Ovshinsky, considered as the father of PCM.
Since 1960 Ovshinsky had been working on chalcogenides which are compounds or
alloys containing at least one element from column VI of the periodic table, and
ﬁrst published his ﬁndings in 1968 [Ovshinsky 1968]. In this paper he reports the
functionality of memory devices integrating an alloy of tellurium, arsenic, silicon and
germanium, demonstrating the possibility to switch multiple devices continuously
over a period of many months, which was a ﬁrst at the time. This ground-breaking
demonstration and the interest it drew from industrials constitute the real starting
point of PCMs development.
1.3.3 Hibernation
In the 70's, other research teams started to work on their own PCM devices: in 1970,
R. G. Neale, D. L. Nelson (both from Energy Conversion Devices) and G. E. Moore
(Intel) developed the ﬁrst 256-bit PCM array. But unfortunately the expansion of
PCM technology quickly had to face some technical limitations. Back in 1970, the
minimum feature size which could be printed on integrated circuit was about 10 µm.
With this geometry, the volume of phase-change material needed to be switched was
too large, resulting in huge power consumption: the cells of Neale et al. required 5
µs, 200 mA at 25 V bias to RESET the device and 10 ms, 5 mA at 25 V bias for the
SET operation, consuming much more energy than other competitive memories at
the time. Because of this inferiority in power eﬃciency the 256-bit array was never
commercialized, and interest in PCMs took a step back.
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Figure 1.17: Schematic of a 1T1R PCM device.
1.3.4 Rebirth
Two decades later, in 1990, the ﬁrst rewritable CD based on chalcogenides was com-
mercialized by PANASONIC, following the discovery of Ge2Sb2Te5 (GST) which
still remains the most studied phase-change material to date. The interest in phase-
change materials quickly rose up again, and 9 years later, when the lithographic
technics reached the 180 nm node and that the power needed to switch the devices
seemed reasonable, the Ovonyx joint venture was created Tyler Lowrey and Ward
Parkinson along with Energy Conversion Devices, the company created by Ovshin-
sky in 1960, to commercialize phase-change memories. Things started to accelerate:
in February 2000, just one year after the creation of Ovonyx, a license agreement
was found with Intel which started to invest in the PCM technology. Ten months
later, another agreement was found with STMicroelectronics, announcing the immi-
nent commercialization of the ﬁrst PCM devices, and the beginning of the modern
era for PCM technology.
The main events in the history of phase change memories are listed in the table
1.2:
1.4 Working Principle of a PCM device
1.4.1 Structure and operation of a PCM device
A PCM device is divided into two main parts (ﬁg.1.17): the storage element in which
data is stored and the access transistor which enables to program or read the device.
Those devices are often referred to as 1T1R devices (one transistor, one resistive
element), as opposed to 1R devices which don't integrate any transistor and which
are usually dedicated to research purposes where it is not needed to work on a full
array of memories.
The structure of the storage element in a typical PCM cell is very simple: it is a
two-terminal device consisting in two electrodes (bottom & top) enclosing a heater
and a layer of chalcogenide glass (ﬁg.1.18).
Chalcogenide glasses are materials containing one or more chalcogenide elements
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Table 1.2: main events of Phase-Change Memories history.
Year Event
1966 First patent on PCM technology granted to Dewald et al.
1968 Ovshinsky publishes his ﬁndings on phase change threshold switching
1970 First 256-bit PCM array by Neale et al.
1990 First R/W phase change CD
1999 Ovonyx joint venture is formed to commercialize PCM technology
2000
Intel invests in Ovonyx and licenses its technology
STMicroelectronics also licenses the technology from Ovonyx
2002 Macronix ﬁles a patent application for transistor-less PCM
2003 Samsung begins work on PCM technology
2003-05
PCM-related patent applications ﬁled by Toshiba, Hitachi, Macronix, Renesas,
Elpida, Sony, Matsushita, Mitsubishi, Inﬁneon and more
2004 Samsung announces successful 64 Mbit PCM array
2005
Samsung announces successful 256 Mbit PCM array, touts 400 µA program-
ming current [Samsung 2005]
2005 Intel increases investment in Ovonyx
2005
Hitachi and Renesas announce 1.5 V PCM with 100 µA programming current
[Hitachi 2005]
2005 Samsung licenses PCM technology from Ovonyx
2006 BAE Systems begins selling the ﬁrst commercial PCM chip [Purvis 2006]
2006 Samsung announces 512 Mbit PCM device [EETimes 2006]
2006 Intel and STMicroelectronics show a 128 Mbit PCM chip
2007 Hynix begins pursuing PCM by licensing Ovonyx' technology
2008
Intel and STMicroelectronics announce four-state MLC PCM [Greene 2008]
and begin shipping samples to customers.
2008
Numonyx announces mass production 128 Mbit PCM device to selected cus-
tomer
2009 Samsung announces mass production start of 512 Mbit PCM device
2009 Numonyx announces 1 Gb 45 nm product [Numonyx 2009]
2010
Samsung releases 512Mbit PCM with 65 nm process, in Multi-Chip-Package
[Krishnamurthy 2011]
2011 Samsung presented 58 nm 1.8V 1Gb PCM [Chung 2011]
2012 Samsung presented 20 nm 1.8V 8Gb PCM
2012
Micron announces availability of Phase-Change Memory for mobile devices -
the ﬁrst PCM solution in volume production [Krishnamurthy 2012]
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Figure 1.18: Schematic of the working principle of a PCM device. The reversible transition from
the low resistance crystalline state (SET state, bit 0, left of the picture) to the high resistance
amorphous state (RESET state, bit 1, right of the picture) is thermally induced by the application
of a current pulse to the phase-change material through a resistive heater.
(elements from column VI of the periodic table excluding oxygen) and their unique
properties are at the heart of the PCM technology. The operation of a PCM de-
vice relies indeed on the large resistivity contrast (typically 3 orders of magnitude)
between the amorphous and crystalline phases of these materials to store data, i.e.
bits 0 or 1. The cell can thus operate in two states depending on the chalcogenide
state:
• the amorphous, high resistance state represents a binary 0;
• the crystalline, low resistance state represents a binary 1.
The device structure described in ﬁg.1.18 is called the lance-type structure.
Other PCM structures exist and will be discussed later in this chapter, but most
of them derive from the lance-type one, which is the most straightforward to fabri-
cate. In such a device the role of the heater is to enable a good heat conﬁnement
and provide an eﬃcient joule heating of the phase-change material to fulﬁll the low
power/energy requirements. It must then dissipate a large power and be able to
sustain a large temperature gradient, so materials with high electrical resistivity
and low thermal conductivity are required (titanium, tungsten, silicon and nitrogen
are typically used). Clearly the choice of the phase-change material has a crucial
impact on the memory performances since it will deﬁne the intrinsic limits of the
device, but the structure and the scaling of the cells also have an important role to
play. Indeed, shrinking the dimensions of the cell, and especially the contact area
between the heater and the chalcogenide layer, can drastically change the perfor-
mances of the device, in particular its power consumption. These parameters will
be detailed in the next chapter when we will focus on the diﬀerent ways to optimize
a phase-change memory.
1.4.2 Phase-change transitions
What makes the PCM technology interesting is that the transition between the crys-
talline and amorphous phases (ﬁg.1.19) is reversible, thermally-induced and there-
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Figure 1.19: Principle of the phase change transitions. During the RESET operation, the material
is melted then quenched to the amorphous phase. During the SET operation, the material is
heated above Tc for a suﬃcient time to enable the reorganization of atoms into the crystalline
phase. [Terao 2009]
fore simply achievable by the application of electrical pulses to the cell (ﬁg.1.20): if
the device is initially in a low resistive crystalline state, the amorphization of the
chalcogenide (RESET or write operation) is achieved by raising the temperature of
the material above the melting point Tm (650◦C in GST) thanks to Joule eﬀect,
and then by quenching it in a disordered amorphous phase. The recovering of the
crystalline state (SET or erase operation) is achieved by heating the phase-change
material above the crystallization temperature Tc (150◦C in GST) without exceed-
ing the melting point. Both operations do not require the same amount of time
nor energy: because of the high temperatures which need to be reached during the
RESET operation, this step is the most power consuming. But it is also the shortest
to achieve (typically a few tens of nanoseconds) when compared to the times needed
during the SET operation to ensure the good recrystallization of the chalcogenide
(usually in the 100 ns - 1 µs range).
Figure 1.20: Schematic of the electrical pulses applied to program the cell into the RESET or SET
state (left), along with the temperature proﬁle inside the device during the pulses (middle) and
the corresponding states of the phase-change material (right). [Hubert 2013]
1.4.3 I-V and R-I characteristics
A PCM device can be characterized by monitoring the evolution of the current
passing through the cell as a function of the voltage (I-V characteristic), and the
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evolution of its resistance as a function of the current (R-I characteristic).
Figure 1.21: Typical I-V curve of a PCM de-
vice showing the SET & RESET characteristics,
and the typical snap back observed for V ≥ Vth
[Ielmini 2007a].
Fig.1.21 illustrates a typical I-V curve obtained on a 1R device. The SET state
characteristic is splitted in two linear parts (ohmic conduction) while the RESET
state characteristic is a bit more peculiar: when low voltage pulses are applied to
the cell, the current stays very low because the phase-change material is in a very
resistive amorphous phase. But when the voltage reaches a particular value Vth, the
so-called threshold voltage, a switch is observed with a characteristic snap back in
the I-V curve. This switching phenomenon is the heart of the PCM technology: once
the threshold voltage is reached, the material switches to a high conductive state
(ON-state) which allows the recrystallization of the chalcogenide thanks to the Joule
heating induced by the increased current. The switching phenomenon thus enables
the recrystallization of the material with only a few volts applied to the cell. Without
this peculiar behavior, PCM devices would need much higher voltages to operate
(tens or even hundreds of volts) and would be destroy even before the beginnning of
recrystallization. While this phenomenon is essential for the functionnality of PCM
devices, its physical interpretation is still discussed [Wong 2010] and will be more
detailed in section 1.7. The process described in this paragraph are summed up in
ﬁg.1.22.
Figure 1.22: Schematic voltage-current characteristics of a PCM device [Terao 2009].
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The resistance versus programming current characteristics of PCM devices allow
to determine the amount of current needed to program the cells in the desired state.
Fig.1.23 displays a classic R-I curve of a PCM device initially in a SET state or a
RESET state. Each point corresponds to the ﬁnal resistance of the cell achieved
after the application of a current pulse of speciﬁc intensity. The graph is divided
in three current ranges: the READ region at low currents corresponding to the
values used for the reading of the devices; the SET region corresponding to the
values needed to recrystallize the phase-change material, and the RESET region
corresponding to the current values enabling the amorphization of the chalcogenide.
Figure 1.23: Classic R-I curves of a PCM device starting from a RESET state(ﬁlled circles) and
from a SET state (white circles) [Pirovano 2003].
The physics of phase-change transformations will be discussed later in this chap-
ter.
1.5 Strengths and weaknesses of Phase-Change Memo-
ries
1.5.1 Strengths
Write/erase speed The speed of the write (RESET) and erase (SET) opera-
tions is determined by the time needed to respectively melt and crystallize the
phase-change material. As the melting of the material is a very fast process, the
amorphization step, governed by the thermal constant of the cell, is a fast procedure
which can be achieved in a few nanoseconds: studies have shown the feasibility of
achieving a RESET state with 10 ns pulses [Ottogalli 2004]. On the other hand,
the crystallization step is a longer process since more time is needed for atoms to be
reorganized inside the material. The SET operation is typically achieved in times
varying between a few tens of nanoseconds to a few microseconds, and is thus the
limiting step of PCM operation speed. However, studies performed on Ge2Sb2Te2
have demonstrated crystallization times shorter than 100 ns [ITRS 2012]. When
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compared to Flash memories which typically need several tens of microseconds for
the erasing operation, PCM cells are then much faster than NAND and NOR tech-
nologies.
Resistance window and endurance The resistance window of a PCM cell is
deﬁned as the gap between the resistances of the RESET and SET states. A good
resistance window is thus necessary to distinguish both states. A typical Ge2Sb2Te2
PCM cell exhibits resistance windows of at least 2 orders of magnitude, which is
enough to ensure a good distinction between the two resistive states, and therefore
a reliable reading of the information. The endurance of a memory device is de-
ﬁned as the number of write/erase cycles that one cell can sustain before failure.
Concerning PCM cells, failures correspond to devices stuck in the low or high resis-
tive state (because of interdiﬀusion of atoms inside the phase-change layer or voids
creation for example), forbidding further programming. It has been demonstrated
that the programming currents used to program the cells have a direct impact on
their endurance: high programming currents will lead to faster failures [Lai 2003].
Endurance greater than 1012 cycles for a single device has been demonstrated, while
typical values for Flash memories do not exceed 106 cycles.
Multi-Level capability The PCM technology also allows to store more than one
bit per cell. These type of memories are called "Multi-Level Cells" (MLC) and
represent an eﬃcient way to increase the memory density, i.e. the number of bits
per unit area. This technology can be achieved in PCM devices by diﬀerent means:
• the ﬁrst method consists in programming the PCM in an intermediate state
between the SET and RESET states, either by partially amorphizing a cell
originally programmed in a SET state, or by partially recrystallizing a cell
originally programmed in a RESET state. This method has been proven to be
functional with 2 bits per cell in a 256 Mbits demonstrator [Bedeschi 2009],
and up to 4 bits per cell in smaller arrays [Nirschl 2007].
• the over way to store more than one bit per cell is to increase the number of
active zones inside one cell, i.e. to use several layers of phase-change materials
which can be amorphized or recrystallized instead of just one. For example
it is possible to fabricate PCM cells with 3 phase-change layers in parallel
[Oh 2009] or in series [Gyanathan 2012] to create 4 distinct resistive states
and thus to store 2 bits per cell.
1.5.2 Weaknesses
Programming currents As it has been described previously, the writing opera-
tion is accomplished by melting and quenching the phase-change material inside the
cell. It is thus necessary to heat the material above its melting temperature Tm,
which is a very energy consuming step. High values of write current (called RESET
current or IRESET ), typically 200 µA for 45 nm devices [Servalli 2009], are needed
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to provide an eﬃcient Joule heating, and this is one of the main PCM drawbacks
since it directly aﬀects the performances and the dimensions of the cells. Indeed,
a full PCM device is made of the actual PCM cell in series with an access device
(transistor or diode) which provides current to the cell: the more current is needed,
the bigger the access device has to be. This is thus a limiting factor for scaling
down the devices, and therefore a limiting factor to increase the density of the PCM
technology. Moreover, since the memory arrays are powered by a limited source, a
lower IRESET would allow to program more cells in parallel, and increase the ca-
pacity of the arrays [Ahn 2005]. These are the reasons why the reduction of the
RESET current has been one of the main topic of research since the beginning of
PCM development. Several solutions can be considered:
• as the amount of current needed is directly proportional to the volume of
phase-change material which has to be amorphized (the so-called active zone),
decreasing this volume leads to smaller values of IRESET . Since the active
zone is deﬁned by the contact area between the heater and the phase-change
material as well as the thickness of the phase-change layer, eﬀorts have been
made to reduce those two parameters by exploiting new types of cell structures,
which are described in section 1.6.
• the optimization of the cell structure can also enable a better conﬁnement
of current, leading to lower power consumption (see "conﬁned structures"
detailed in next section)
• another solution is to improve the interface between the heater and the phase-
change material by adding a thin layer of a dielectric material. Indeed, studies
have shown a large decrease of the reset current in PCM cells integrating a
thin layer of TiO2 or HfO2 with up to 78% of current reduction compared to
standard GST cells [Hubert 2011]. This reduction appears to be mainly due to
a decrease of the equivalent contact area with the creation of small conductive
ﬁlaments through the thin ﬁlms, and a better thermal eﬃciency. In fact, the
thermal conductivity of such materials being lower than materials used for the
heater (typically tungsten or TiN), the thermal energy loss through the heater
are lowered [Matsui 2006, Choi 2010], increasing therefore the temperature
reached inside the phase-change material for the same amount of current.
Less current is thus needed to program the cells integrating an interface layer.
• at last, it is also possible to modify the phase-change material itself by changing
its stoechiometry or by doping it with elements like nitrogen, carbon or SiO2,
which will modify the melting and crystallization temperatures of the material.
Programmed states stability Another challenge for the development of Phase-
Change Memories is to limit the loss of data in the RESET and SET states, which
results respectively from the recrystallization of the amorphous phase and the drift
of the resistance. Indeed, the amorphous phase of chalcogenides is unstable: it tends
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naturally towards recrystallization, which leads to the loss of data in the RESET
state. This process is thermally activated, and while typical GST cells can remain
in the RESET state for tens of years at room temperature, only a few papers show
data retention longer than 10 years at 85◦C (which is the typical criterion for non-
volatile memories applications) for this material [Kim 2005, Pirovano 2004]. Data
in the SET state can also be lost because of the drift of the resistance over time,
which is a phenomenon well known for the RESET state but which can also be
detrimental for the SET state. As these reliability issues are the main topic of this
thesis, they will be described in more details in section 1.8 of this chapter.
1.6 Structures of PCM cells
As it has been introduced in section 1.5, the size of the cell, the volume of phase-
change material to melt, the thermal and electrical conﬁnements as well as the
contact area between the heater and the phase-change material are key parameters
when it comes to lowering the write current. Since the beginning of PCM hystory,
many eﬀorts have been made to ﬁnd solutions enabling to minimize it by changing
the structure of the cells. In the next sections, we present the evolution of PCM
cells architectures as it can be found in literature.
1.6.1 Lance-type structure
Fig.1.24 describes the ﬁrst PCM cell concept, known as the lance-type structure.
This type of cell can be realized by the etching of a via in the dielectric material
deposited over the bottom electrode. The via is then ﬁlled with a metal, typically
tungsten or TiN, to create the plug. After this step, a chemical-mechanical polishing
(CMP) is performed to ensure a good planarity of the surface, before the deposition
of the phase-change material.
Figure 1.24: The lance-type structure.
The reduction of the contact area in the lance-type structure thus depends on
the etching and lithography technology resolution available.
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1.6.2 Edge structure
In an edge-type PCM cell, the heater is no longer vertical like in the lance-type
structure, but horizontal. An example of this type of cell is proposed in ﬁg.1.25.
The phase-change material is deposited so that a lateral contact with the exposed
surface of the heater is obtained.
Figure 1.25: a) The edge-type structure. b) Comparison between the lance-type structure and the
edge structure [Raoux 2008].
The contact area is thus deﬁned by the thickness of the horizontal layer (BE)
and its width. Results from [Raoux 2008] shows the advantages of such a geometry
over the lance-type structure. However, diﬃculties are often encountered to ensure
a perfect lateral contact with the material during the deposition.
1.6.3 Bridge structure
The bridge structure consists in two vertical electrodes separated by a thin insulating
gap, and connected together only by a narrow line of phase-change material, hence
the name "bridge structure". Fig.1.26 shows a schematic of this type of structure
[Raoux 2008]. The gap between the two electrodes deﬁnes the bridge length (L). The
phase-change material is deposited by magnetron sputtering to create the bridge,
with thickness down to 3 nm (H), with a width (W) deﬁned by electron-beam
lithography, down to 20 nm [Chen 2008].
In this type of cell no heater is needed since the rise of the temperature is located
inside the phase-change material (self-heating cell). Therefore, the cross-sectional
area of the bridge (WxH) deﬁnes the current needed for the RESET operation.
The advantage of this structure is the possibility to achieve very small contact
area dimensions, enabling to reach RESET current as low as 150 µA, but with an
endurance not exceeding 30000 cycles [Chen 2006].
1.6.4 Conﬁned structure
In a conﬁned-type cell, the phase-change material is conﬁned in the same hole than
the heater, replacing it partially or totally (ﬁg.1.27).
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Figure 1.26: Scheme of the bridge struture (left) with the selector device, and experimental results
for the RESET currents as a function of the cross-sectional area of the phase-change material, for
diﬀerent thickness H.[Raoux 2008, Chen 2008].
Figure 1.27: TEM images of a conﬁned PCM cell [Lee 2007].
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The conﬁnement obtained by the surrounding dielectric material allows a bet-
ter electrical conﬁnement of the active volume, leading to lower IRESET values. In
addition to being very scalable, this structure shows indeed a big improvement on
RESET currents, reducing more than twice the current needed for the write opera-
tion, and endurance up to 108 cycles [Lee 2007]. Just like standard lance-type cells,
the contact area in conﬁned cells is determined by the lithography resolution. The
drawback of this architecture is that the whole volume of phase-change material is
amorphized or recrystallized in the write/erase process. This is an issue when deal-
ing with multi-bit capability since it is thus very diﬃcult to achieve an intermediate
state between the RESET state and the SET state.
1.6.5 µtrench structure
This type of structure was introduced in 2004 by STMicroelectronics [Pellizzer 2004]
and is the structure used in the ﬁrst real industrial PCM product. Fig.1.28 displays
a schematic of a µtrench cell.
Figure 1.28: Schematic of a µtrench cell (right) and process ﬂow (left, [Pirovano 2007]).
To fabricate a this type of structure, the bottom electrode and the dielectric
material (SiO2) are ﬁrst deposited. Then a squared via is opened in the dielectic
material by Deep UV (DUV) light lithography before the deposition of the metal
layer (WSi in the case of the devices fabricated here at the LETI) to create the
"ring". The via is then ﬁlled with the dielectric and a ﬁnal CMP leaves the ring
surface exposed. Another dielectric (SiN) is deposited and etch to open the trench,
on which the phase-change material is deposited. The ﬁnal step consists in the
deposition of the top electrode. The contact area is deﬁned by the control of the
metal layer thickness, which therefore also deﬁnes the contact area and thus the
RESET current.
1.6.6 Wall structure
Fig.1.29 shows a schematic of the wall-type cell. The wall structure is a direct
evolution of the µtrench structure. It relies on the fabrication of a via in which a
thin layer of a conductive material is deposited, etched, and then planarized, but
unlike in the µtrench process, the PCM layer and the heater are etched at the same
time (self aligned process). This structure is thus highly scalable, reaching sub-
lithographic sizes. The result is a very small contact area between the heater and
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the phase-chage material, leading to lower RESET currents [Servalli 2009].
Figure 1.29: Schematic of a wall-type cell (right) and corresponding process ﬂow (left,
[Servalli 2009]).
1.7 Physics of crystallization in Phase-Change materials
The studies presented in this work have been performed in an eﬀort to understand
the physical process responsible for the loss of data in the RESET and SET states
of Phase-Change Memories. As we have seen in section 1.5 when we introduced the
drawbacks of Phase-Change Memories, the loss of data in the SET state comes from
the resistance drift of the crystalline material, while the loss of data in the RESET
state is due to the recrystallization of the amorphous phase. It is therefore important
to understand the physics governing the crystallization of phase-change materials as
it will enable us to identify the critical parameters involved, and give us the tools
to develop a numerical model to simulate phase-change transitions. This numerical
model, used for the simulations presented in chapter 4, is detailed in appendix B.
Two mechanisms are involved in the crystallization process of an amorphous
material: nucleation, which initiates the crystallization by creating small crystalline
nuclei, and then the growth of these nuclei enabling them to reach a macroscopic
size.
1.7.1 Nucleation
The process implied during the nucleation step can be described by referring to the
Classical Nucleation Theory (CNT). This theory developed by Gibbs in the 70's
relies on the main assumption that the composition of the material stays unchanged
during the crystallization and that the process is limited by diﬀusion.
Two types of nucleation can happen: homogeneous nucleation or heterogeneous
nucleation. The homogeneous nucleation occurs at any site of the bulk material,
while heterogeneous nucleation is ignited by the presence of preferential nucleation
sites inside the amorphous material like impurities or interfaces.
Our numerical model used for the simulations takes into account both homoge-
neous nucleation, occurring in the bulk of the phase-change material, and heteroge-
neous nucleation, present around impurities and at the external boundaries of the
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material. Only the heterogeneous nucleation is described in details hereafter, but
homogeneous nucleation is treated in a similar manner.
As we have said, the heterogeneous nucleation model includes the presence of
defects, impurities and other potential substrates like foreign particles which act as
nucleation sites (ﬁg.1.30) and add extra interfaces energies. The total free energy
resulting from the creation of a square shaped nucleus in such a system is then given
by equation 1.1:
Figure 1.30: Schematic of the heterogeneous nucleation principle. Impurities, defects and other
substrates contribute to the formation of nuclei by adding extra interfaces energies.
∆G = Gam −Gcr = r3(−∆Gv) + 5r2σac + r2χ > 0 (1.1)
Where r is the side length of the nucleus, σac is the interfacial energy per
unit area between the crystalline nucleus and the amorphous phase matrix, χ =
σcr−sub− σam−sub < 0 (in J.m2) is the surface energy, describing the chemical aﬃn-
ity between the phase-change material and the surrounding materials (with σcr−sub
and σam−sub being respectively the energies of the crystal-substrate and amorphous-
substrate interfaces), and ∆Gv is the diﬀerence between the Gibbs free energy per
unit volume of the amorphous and crystalline phase. ∆Gv represent the driving
force of crystallization and is given by the relation Thompson-Spaepen (eq.1.2):
∆Gv(T ) = Gam −Gcr = Lm
Tm
× T × ln(Tm
T
) (1.2)
Where Lm is the latent heat of melting and Tm the melting temperature of the
material.
Knowing the values of the parameters Lm, Tm, ∆Gv, σac and χ for the material
of interest, we can plot the variation of ∆G as a function of the nucleus size r
(ﬁg.1.31).
The curve obtained shows a maximum at r = r? Given that
d∆G
dr
(r?) = 0, we
can calculate r?:
r? = 4
σca
∆Gv
(1.3)
This parameter, of the order of a few nanometers, tends to inﬁnity when T gets
closer to Tm.
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Figure 1.31: Variation of ∆G as a function of the nucleus size r for a given temperature. The curve
shows a maximum at r = r? corresponding to the energy barrier ∆G? which has to be overcome
to create a stable nucleus.
The minimum energy needed to form a stable nucleus is thus given by:
∆G? =
4(χ+ 5σca)
3
27∆G2v
(1.4)
From here we can determine the rate of nucleation in stationary state, given by
eq.1.5:
Is = N × γ ×On × Ze × exp(−∆G
?
kBT
) (1.5)
Where N is the density of nucleation sites, γ is the atomic jump frequency, Ze
is the Zeldovich factor, and O?n is the number of atoms at the surface of the critical
size nucleus which is given by, in the case of heterogeneous nucleation:
(O?n) = 5(
r?
d
)2 (1.6)
Which leads to:
(O?n)× (Ze) = 0.456(
M
ρ
)1/3
√
χ+ 5σca
RT
N1/6a (1.7)
With R the gas constant and Na the Avogadro number.
The Zeldovich factor is given by equation 1.8:
Ze = (
∆Gmol(T )
6piRTn?(T )
)1/2 (1.8)
Where n?(T ) is the number of atoms inside the critical size nucleus and ∆Gmol(T )
the molar free energy of the amorphous/crystalline transition (in J.mol−1).
In the case of Phase-Change Memories, the electrical pulses applied to the cells
imply a very fast increase and decrease of temperature (respectively in the order of
1012 K/s and 1010). Because of this, a transient nucleation nucleation rate is used
[Hyot 2002]:
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I = Is exp(
−τ
δt
) (1.9)
in which τ is the time needed to establish the stationary state of nucleation
and δt is the isothermal holding time based on the local temperature variation
rate δT/δt. Knowing the values, for a speciﬁc material, of the thermodynamical
parameters involved in this model, it is then possible to calculate the nucleation
rate for any temperature. Fig.1.32 displays the nucleation rate in GST as a function
of temperature (values for the thermodynamic parameters taken from [Gliere 2011]).
Figure 1.32: Evolution of the nucleation rate of GST as a function of temperature, showing a
maximum around 800 K.
The gaussian-like shape of this curve, with a maximum around T = 800 K,
is due to the fact that the nucleation mechanism is governed by two main forces:
the driving energy of the crystallization (∆Gv) and the atoms mobility, as shown
in ﬁg.1.33. At low temperatures (close to the glass transition temperature), the
atomic mobility is low and so is the nucleation rate, even if the driving force of
nucleation is strong. At high temperatures (close to the melting temperature), the
atomic mobility increases strongly. However, the nucleation rate is still low because
the driving force for crystallization is vanishing.
The nucleation rate rises and reaches its maximum at an intermediate temper-
ature. This results from a trade-oﬀ between the two opposite eﬀects which govern
the mechanism.
1.7.2 Growth
Once the critical size is reached, the crystalline nucleus can start its growth phase.
The growth of the crystalline grain is determined by the accretion of new atoms
to the interface between the nucleus and its environment. This accretion depends
on the probability that an atom goes from the amorphous phase to the crystalline
phase, opposed to the probability that this atom goes back to the amorphous phase.
The growth speed of a crystalline nucleus (in m.s−1) is then given by:
32 Chapter 1. Phase-Change Memories
Figure 1.33: Schematic of the evolution of the nucleation rate of GST as a function of temperature.
v(T ) = d× ν × (exp(− Q
kT
)− exp(−Q+ ∆Gvd
3
kT
)) (1.10)
In which ν is the atomic vibration frequency (in s−1), Q is the energy barrier of
the liquid to crystal transition (in J), and d is the interatomic distance. The term
exp(− Q
kT
) represents the probability of an atom to overcome this energy barrier,
while the other term exp(−Q+ ∆Gvd
3
kT
) represents the probability to go back to the
liquid phase. If we remark that the accretion frequency of atoms on a crystalline
nucleus can be written as follow:
γ = ν × exp(− Q
kT
) (1.11)
We can write a new expression of equation 1.10:
v(T ) = d× γ(T )× (1− exp(−∆GvM
9ρRT
)) (1.12)
With this new equation we can plot the evolution of the growth rate in GST,
just as we did for the nucleation rate (ﬁg.1.34).
Like the nucleation rate, the growth rate reaches its maximum between Tm and
Tg. It is important to note that the highest growth rate is usually reached at higher
temperatures than the maximum for the nucleation rate. These two mechanisms
need to overcome a kinetic energy barrier, and nucleation needs to overcome a
thermodynamic energy barrier due to the interface energy between the crystal and
the liquid.
1.8 Reliability issues of Phase-Change Memories
In the case of a memory device, the reliability corresponds to the moment when it
is not possible to write new data or to read them correctly. The reliability criteria
for a PCM cell are the following ones:
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Figure 1.34: Evolution of the growth rate as a function of temperature in GST.
• Stability of data during the readings
• Endurance = number of write/erase cycles that the cell can achieve before
failure
• Retention = Stability of data over time after programming for a given tem-
perature
This last criteria contains two instabilities which are critical for the PCM tech-
nology:
• the spontaneous recrystallization of the amorphous phase after a certain amount
of time, decreasing the resistance of the RESET state
• the structural relaxation of the material which is responsible for the increase
of resistance over time (the so-called "drift" phenomenon), detrimental for the
SET state.
In order to improve PCM cells performances, it is necessary to understand the
process involved in the degradation of their reliability performances. In this section
we will focus on the two instability issues exposed above.
1.8.1 Target speciﬁcations
To answer the needs of embedded applications, the cells must be able to sustain a
temperature of at least 85◦C for 10 years, and up to 150◦C for automotive applica-
tions. However, these requirements are more restrictive for other embedded applica-
tions like Secure Smart-Card. For these types of application, the information must
be precoded in the devices before the soldering of the chip on the electronic board
for conﬁdentiality & costs reasons. This soldering implies to expose the devices to
temperatures up to 260◦C for 2 minutes, which can lead to alteration of data. In-
deed, the crystallization temperature of standard GST is 150◦C, which means that
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the cells precoded in the RESET states will recrystallize during the soldering step,
and lose the information. It is thus necessary to optimize the phase-change material
integrated in the PCM devices so that the cells can sustain such high temperatures
without losing the data stored. This requirement (2min @ 260◦C) will be the main
target of the retention tests presented in the next chapter.
1.8.2 Retention of the RESET state
Failure mechanisms The amorphous phase of phase-change materials being ther-
modynamically unstable, it is subject to uncontrolled recrystallization after a certain
time. The PCM cell initially programmed in a RESET state will progressively re-
crystallize, leading to a decrease of its resistance and thus a change of the cell state.
This mechanism is thermally activated and time dependent.
In order to evaluate the RESET retention performances of a device, it is ex-
posed to a given temperature and its resistance is followed over time. This way
we can observe the evolution of the resistance as a function of time and detect the
moment when the information is lost, thus giving the retention time of the cell for
the speciﬁed temperature.
The mechanisms implied in the recrystallization of the amorphous phase are
divided in three steps [Redaelli 2005]:
• Nucleation & growth inside the amorphous phase
• Formation of conductive ﬁlaments by percolation: the crystalline grains form
a conductive path, leading to a decrease of the resistance
• Coalescence of crystalline grains and stabilization of the cell to a low resistance
value
A theoretical model based on Monte-Carlo calculations has been developed by
Lacaita [Lacaita 2007], which enables to follow the morphology of the phase and to
calculate the crystalline fraction formed inside the amorphous region following the
thermal annealing of the device at a given temperature (ﬁg.1.35). The evolution of
the cell resistance as a function of time is also determined.
From the retention curves measured at diﬀerent temperatures, it is possible
to evaluate the failing time for each temperature and obtain the Arrhenius plot
displaying the crystallization time as a function of 1/kBT . By extrapolating these
data we can determine the retention time of a cell for a given temperature, as
depicted in ﬁg.1.36.
The retention of the RESET state is a major topic of research in the PCM
ﬁeld, the objective being to ﬁnd the best trade-oﬀ between a high crystallization
temperature which fosters data retention, and short crystallization times for writing
speed. To reach this goal, it is important to understand the physical mechanisms
implied in the crystallization process and to identify the physical parameters which
impact the retention.
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Figure 1.35: Simulation of the morphology evolution of a cell initially programmed in a RESET
state (left, [Lacaita 2007]) and evolution of the resistance (measured and calculated) as a function
of time for diﬀerent temperatures (right, [Redaelli 2005].
Figure 1.36: Arrhenius plot giving the retention time of a GeTe PCM cell as a function of the
temperature.
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1.8.3 Retention of the SET state
As it has been introduced in the section 1.5 of this chapter, the loss of data in the
SET state results from the evolution of the cell resistance over time. Indeed, when
following the resistance of a PCM cell over time, it appears that its value keeps
rising, with a rate depending on the initial resistance of the cell [Ielmini 2007b].
This phenomenon called "drift" follows a power law as described in equation 1.13:
R = R0 × ( t
t0
)ν (1.13)
Where R0 is the initial resistance measured at t0 and ν is the drift coeﬃcient.
Fig.1.37 shows a typical evolution of a device programmed in a RESET state or
in a SET state. It appears that the drift is stronger in the RESET state, i.e. for
high resistance values.
Figure 1.37: Evidence of the drift of the resistance over time, stronger for the RESET state than
for the SET state [Boniardi 2010].
The resistance drift of the RESET state is a phenomenon already well known,
attributed to the structural relaxation of the amorphous phase which tends to min-
imize its free energy, but the physics implied in this process is still debated. Several
models have been proposed [Kim 2011]:
• reduction of the conductivity due to the trap decay, in the trap-assisted con-
duction model
• repositioning of the Fermi level by generation of the donor/acceptor defect
pairs
• widening of the energy gap between the Fermi level and the mobility edge,
caused by mechanical stress release.
However, all the models proposed in the literature take to the same power law
empirical dependency of the resistivity on time leading to eq.1.13.
Because the resistance drift of the SET state is very weak in typical phase-change
materials like GeTe or GST, it was considered to be negligible until recently. But in
order to optimize the performances of PCM cells, new alloys have been introduced,
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like germanium-enriched GST alloys, which enhance the thermal stability of the
devices but also increase the drift of resistance over time for both RESET and
SET states [Navarro 2013]. This increase, if too important, could take the cell to
a resistance value higher than the threshold ﬁxed for SET states, and is therefore
detrimental for the good functionality of the device.
1.9 PhD goals & outline
In this chapter we have seen that the PCM technology is an already mature technol-
ogy and one of the most promising alternative to current non-volatile memories like
Flash, in a market which keeps growing every year. We detailed its working princi-
ple based on the reversible crystallization/amorphization of chalcogenide materials,
and the typical PCM cell structures which enable to optimize the performances
of the devices. We introduced the physics governing the crystallization process in
phase-change materials, to ﬁnally come to the main topic of this work, namely the
reliability issues of PCM devices.
The main goal of this thesis is to investigate on the physical origins of these
reliability issues, in germanium-enriched GST devices. Lately, Ge-rich alloys have
drawn a lot of attention thanks to their better thermal stability when compared to
standard GST, leading to a better retention of the RESET state. But these alloys
also have an impact on the resistance drift of the cell, which is increased for both
RESET and SET states, eventually leading to the loss of data in the SET state as
it will be detailed in the next chapter. If we want to limit this drift, it is of primary
importance to understand its physical mechanisms, for both the RESET and SET
states. This investigation is one of the main goals of this thesis, together with the
understanding of how germanium enrichment improves the retention of the RESET
state. To do so, we will ﬁrst present the material and electrical characterizations
performed on Ge-rich GST alloys and devices in order to evaluate their performances,
with focus on the retention and drift results. The data obtained in this chapter will
then be linked to the Transmission Electron Microscopy (TEM) analyses presented
in chapter 3, where we take a closer look to the inside of the PCM cells. The
structural and composition analyses, together with the results of simulations, will
give us precious information about the mechanisms governing the phenomena in
which we are interested.

Chapter 2
Electrical characterization of
Ge-rich PCM devices
In the previous chapter we described the PCM technology, its advantages, but also
its drawbacks, and in particular the reliability issues which restrain the full devel-
opment of PCMs. This chapter is dedicated to the study of devices integrating
germanium-enriched GST alloys, showing why these materials have drawn so much
interest lately. We will start the following section with the characterization of the
materials used in our PCM cells, introducing the beneﬁts of Ge-rich GST alloys over
standard GST. We will then analyze the electrical performances of devices integrat-
ing those materials, with a statistical study of the SET & RESET characteristics,
programming window, endurance and crystallization speed. In the last section we
will focus on the analysis of the resistance drift of the SET state of our Ge-rich
devices, as well as the retention performances of the RESET state.
2.1 Material characterization
In order to study the impact of germanium enrichment on the physical properties of
the materials integrated in our cells, blanket layers of diﬀerent Ge-rich GST alloys
have been characterized, with germanium enrichment ranging from 25 at. % up to 45
at. %. During those experiments, the impact of nitrogen doping on these materials
was also investigated, with concentrations up to 8 at.%. The reader should note that
throughout the next sections, the composition in the label "GST + Ge %" refers
to the percentage of excess germanium introduced in the reference alloy Ge2Sb2Te5
(as the deposition of the PCM layer is achieved by co-sputtering of a GST target
and a germanium target).
2.1.1 Crystallization temperatures
As we have seen in the previous chapter, the crystallization of a phase-change mate-
rial results in a decrease of its resistivity. By measuring the resistivity of the alloys
as a function of temperature we can thus determine the crystallization temperature
of the material under test. This type of characterization is performed by means of
the 4-point probe measurement technique (ﬁg.2.1) while heating up the wafers up to
400◦C on a hot chuck, which allows to control the temperature ramp (up or down)
from 1◦C/min to 30◦C/min. An example of a typical resistivity measurements as a
function of temperature performed on a 100 nm Ge2Sb2Te5 blanket layer and with
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Figure 2.1: The 4-point probe measurement technique used for the resistivity measurements as a
function of temperature of full sheets. All the probes are separated by the same length (≈ 1 cm).
Current is applied by the two outer probes while the two middle probes measure the corresponding
voltage. The resistance is then calculated using R =
pi
log(2)
V
I
.
a ramp of 10◦C/min is shown in ﬁg.2.2. From this curve, the crystallization temper-
ature is determined by calculating the maximum of the resistivity curve derivative.
The as fabricated material is amorphous, hence the high resistivity measured at
low temperatures, but a sudden decrease of resistivity can be seen around 140◦C,
evidencing the crystallization of the material. After this ﬁrst transition the ma-
terial is in a face-centered cubic (fcc) conﬁguration exhibiting a resistivity on the
order of 10−4 Ω.m. A second transition occurs for T≈350◦C, corresponding to the
reconﬁguration of the atoms into a hexagonal close-packed (hcp) phase.
Figure 2.2: Resistivity measurements as a function of temperature performed on a full sheet of
Ge2Sb2Te5. A ﬁrst transition is observed at T=140
◦C (amorphous to fcc), and a second one at
T=350◦C (fcc to hcp)
The results obtained on standard GST, GST + Ge35% and GST + Ge35% +
N8% alloys are presented in ﬁg.2.3. We can ﬁrst notice the diﬀerence of the initial
amorphous phase resistivities, as the GST + Ge35% and GST + Ge35% + N8%
alloys exhibit higher values than standard GST. Then we can see that the decrease of
resistivity start at higher temperature for the Ge-rich alloys, highlighting the beneﬁts
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of germanium enrichment on the thermal stability of the as-deposited amorphous
phase, as the crystallization temperature rises from 140◦C in pure GST up to 320◦C
in GST + Ge45%. The impact of nitrogen doping is more limited, as Tc saturates
at 300◦C for concentrations higher than 2 at.% in the GST + Ge35% alloy.
Figure 2.3: Resistivity vs Temperature for the materials under test, and the corresponding crys-
tallization temperatures Tc, showing the increase of Tc with germanium enrichment and nitrogen
doping.
After cooling down, the resistivity is still higher in the Ge-rich samples, meaning
that the crystalline phase of these material is also more resistive than the crystalline
phase of GST.
This improvement of the thermal stability of the amorphous phase is the main
advantage of germanium enriched alloys over standard GST. This means that when
integrated in a PCM cell, those materials will be more likely than GST to sustain
high temperatures without recrystallization of the amorphous phase, and therefore
to fulﬁll the "2 min @ 260◦C" requirement of the soldering step.
2.1.2 Activation energies of conduction
During the resistivity measurements, all the samples have been annealed up to
400◦C and cooled down to 25◦C with a ramp rate of 10◦C/min. From this ramp
down we can extract the activation energy of conduction (EC) of the crystalline
phase for each material under test, calculated at room temperature according to the
law ρ = ρ0 exp(EC/kBT ). The results are presented in ﬁg.2.4 along with the ﬁnal
resistivity of the samples after cooling.
As it has already been observed in previous resistivity measurements, the resis-
tivity of the crystalline phase is higher in Ge-rich sample than in pure GST, and
increases with Ge content and nitrogen doping. The corresponding activation en-
ergy of conduction increases with germanium enrichment too, with 0.035 eV in the
GST + Ge25% alloy up to 0.065 eV in the GST + Ge45% material. Nitrogen doping
also causes the rise of EC from 0.04 eV in the undoped GST + Ge35% alloy up to
O.075 eV in the 8% doped sample.
These data show that germanium enrichment and nitrogen doping tend to hinder
the conduction inside the materials. More energy is thus needed to start conducting
current in germanium rich GST alloys.
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Figure 2.4: Resistivity of the crystalline phase of Ge-rich samples and activation energies of con-
duction.
We must note here that the activation energy of conduction as it has been
calculated here is not representative of the conduction in the SET state of the ﬁnal
device, because our measurements have been performed on full sheets of phase-
change materials with homogeneous composition, while the composition inside the
devices can change, as it will be shown in chapter 4. However, These analyses are
good way to study the impact of germanium content and dopants on the conduction
of phase-change materials in an intermediate crystalline phase.
2.1.3 Kissinger analysis
To qualify the crystallization dynamics of a phase-change material, we can extract
from the full sheet analysis the activation energy of this process (EA) through the
Kissinger analysis ([Al Ghamdi 2011, Kaban 2004]). This method is based on the
fact that the measured crystallization temperature of a material depends on the
temperature ramp which is applied to it, as shown in ﬁg.2.5 [Friedrich 2000].
If we extract the crystallization temperatures for each ramp, we can determine
the activation energy of crystallization by using the Kissinger equation (eq.2.1)
[Kissinger 1957]:
ln(
vT
T 2c
) = − EA
kBTC
+ C (2.1)
Where vT is the temperature ramp, Tc is the corresponding crystallization tem-
perature and C is a constant. Knowing the crystallization temperatures correspond-
ing to each temperature ramp, we can plot ln(
vT
T 2c
) as a function of
1
Tc
. From here
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Figure 2.5: Evolution of GST resistivity as a function of temperature for diﬀerent temperature
ramps. The crystallization temperature is shifted towards higher values as the temperature ramp
increases.
we can determine the slope of the curve ﬁtting the experimental data, which is
nothing else than EA. Fig.2.6 displays the results of the Kissinger analysis for our
Ge-rich alloys. The GST and GST + Ge45% alloys exhibit similar EA values with
respectively 2.8 and 2.7 eV, against 4.4 eV for the nitrogen doped alloy. These plots
reveal that even if nitrogen doping doesn't have a strong impact on the crystalliza-
tion temperature of the alloys, it is responsible for a strong boost of the activation
energy of crystallization (more than 60%) with respect to the undoped sample. This
means that nitrogen atoms inside the phase-change material hinder the crystalliza-
tion process.
Figure 2.6: Kissinger plots of crystallization temperature obtained for the blanket layers under
analysis, showing the boost of almost 60% of the activation energy of crystallization in the N-
doped sample.
Besides, the very close values of EA between the GST and GST + Ge45% al-
loys suggest that their crystallization dynamics are similar, and therefore that this
process is dominated by the GST phase inside the Ge-enriched material.
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2.1.4 X-Rays Diﬀraction measurements
XRD measurements were also performed to evidence the crystalline phases present
in the germanium-enriched alloys after an annealing of 400◦C, which corresponds to
the highest temperature that PCM devices are exposed to, reached during the Back
End Of Line step of the fabrication process. In the spectra displayed in ﬁg.2.7 we
can identify three peaks corresponding to the (111), (200) and (220) orientations of
cubic GST, but also two peaks corresponding to the (111) and (220) orientations of
cubic germanium.
Figure 2.7: XRD performed on samples after 400◦C annealing evidencing the segregation of cubic
Ge.
The presence of these two peaks is the proof of the separation at high temper-
atures of Ge and GST phases in Ge-rich GST materials. This result will be very
important when we will interpret the composition analyses of the devices presented
in chapter 4.
Extracting the area of the peak corresponding to cubic germanium in the spectra
of each alloy (ﬁg.2.8), it appears that the fraction of cubic Ge is directly correlated
to the total amount of germanium in the material. But the data also shows the
strong eﬀect of nitrogen doping on the formation of cubic Ge, as we can observe a
signiﬁcant reduction of the peak area in the 4% N-doped sample. This phenomenon
could be explain by the formation of strong Ge-N bonds in the amorphous phase,
keeping some of the germanium atoms to take part to the recrystallization process.
[Caravati 2011].
The segregation of cubic Ge being an energetically expensive process, this ex-
plains the improvement of the thermal stability of the amorphous phase: the higher
the content of germanium, the higher the energy needed for the system to initi-
ate the phase separation between cubic GST and cubic germanium leading to the
crystallization process.
The material characterizations presented above is a good starting point to un-
derstand the behavior of germanium-enriched GST alloys and their advantages over
standard GST, especially concerning the thermal stability, which will be a key point
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Figure 2.8: a) Evidence of hcp-GST phase at temperatures higher than 550◦C. b) Area of cubic-Ge
XRD peaks, indicative of phase concentration.
when dealing with the loss of data. We can now head on to the characterization of
cells integrating those materials to determine their electrical performances test their
data retention capabilities.
2.2 Electrical characterization of a PCM cell
2.2.1 Description of the PCM cells under study
In the ﬁrst chapter, we saw that many diﬀerent kinds of structures exist for the
fabrication of PCM cells. The Ge-rich GST materials described in the previous
section have been integrated in wall-type cells fabricated by ST Microelectronics,
whose structure is presented in ﬁg.2.9.
Figure 2.9: Schematic of the devices under test.
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The active layer of Ge-rich GST material is deposited by co-sputtering of one
GST and one germanium target using Physical Vapor Deposition (PVD) at room
temperature (refer to appendix A for more details about the deposition technique).
The as-deposited alloy is amorphous, but all the wafers undergo an annealing of 2
min at 400◦C at the end of the fabrication process, which partially recrystallizes the
material (as we have seen in the material characterizations section, some materials
are not fully recrystallized at this temperature). Indeed, the industrial fabrication
of PCMs implies an annealing of 400◦Cduring the Back End Of Line (BEOL) steps:
to recreate this step, all the wafers tested underwent an annealing of 400◦C for 2
minutes at the end of the fabrication.
The heating of the phase-change material is done by the means of a resistive
heater which provides a maximum temperature peak at the plug/phase-change ma-
terial interface. Each electrode is linked to a metallic pad on the surface of the wafer
which enables the application of electrical pulses. Depending on the characteristics
of the electrical pulses (duration and amplitude), the devices can be programmed
in a low resistive state (SET state) or in a highly resistive state (RESET state) by
changing the crystallinity of the active volume (AV, referring to the volume where
the phase-change transition occurs) respectively from crystalline to amorphous.
2.2.2 The equipment
Fig.2.10 represents a scheme of the experimental setup used for the electrical char-
acterization of the devices. It includes a pulse generator (Agilent 8110A) which
provides the electrical pulses applied to the cells, an oscilloscope (Tektronix TDS
744A) combined with two active probes (Tektronix P6205), a parametric analyzer
(Keithley 4200-SCS) with current sensing resolution of 10 pA (which guarantees a
high accuracy in the sensing of the cells), a Cascade Microtech probe station to
automatically displace the wafers, and an electronic board.
Figure 2.10: Experimental setup used for the electrical testing of the devices.
With this setup we can measure, thanks to the oscilloscope, the voltage of the
electrical pulses provided by the pulse generator, and the voltage bias applied to
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cell. The current ﬂowing through the device during the application of the pulse is
determined using the measurement of the voltage across the load resistance RL of
the electronic board which is linked to the oscilloscope: knowing the value of RL, I
is calculated following eq.2.2:
I =
VLoad
RLoad
(2.2)
The load resistance has another important role as it also enables to limit the
current during the switch of the cells, thus avoiding to damage them. The electronic
board used in this setup (ﬁg.2.11) was developed at the lab with the purpose to au-
tomatize all the electrical characterization process. It allows to remotely change the
load resistance during the characterization, and the switch enables to link the PCM
cell either to the pulse generator for programming, or to the parametric analyzer
for the reading of the resistance after programming.
Figure 2.11: The electronic board used in the experimental setup described in ﬁg.2.10.
The equipment is controlled via a software developed in Labview environment
and enables all the standard characterization procedures (programming character-
istics, low ﬁeld measurements, data retention tests, cycling of the cells, etc.).
2.3 Devices performances
2.3.1 Seasoning
As said in the device description, all the wafers underwent an annealing of 2 min at
400◦C at the end of the fabrication process. Because our Ge-rich materials are not
fully recrystallized at this temperature, the devices are initially in an intermediate
state which doesn't correspond to any of both RESET and SET states (see ﬁg.2.12).
To prepare the devices for the electrical characterization, a ﬁrst "seasoning" step
is thus applied to the cell. This step is made of 10 sequences of one staircase-up
(SCU) followed by one staircase-down (SCD) both composed of a series of 50 pulses
of increasing (SCU) or decreasing (SCD) voltage. Each pulse has a 5 ns rise time
followed by a 300 ns plateau, and a 5 ns fall time.
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Figure 2.12: Example of a seasoning performed on one of the devices under test. The resistance
of the RESET state is higher in the initial virgin state of the cell, decreases during the few ﬁrst
sequences before stabilizing itself around 1 MΩ.
2.3.2 RESET characteristics
The RESET characteristics has been determined thanks to R-I measurements that
we introduced in the ﬁrst chapter. The results obtained on our Ge-rich devices are
shown in ﬁg.2.13. The devices are initially in a low resistive SET state because of
the last step of the seasoning procedure (staircase-down). Starting from this state, a
staircase-up sequence of 300 ns wide pulses (5 ns rise & fall time) is applied to each
cell. After each pulse, the cell resistance is read in order to follow the amorphization
process.
Figure 2.13: SET to RESET characteristics of the devices under test. The resistance of the SET
state increases with Ge content. Ge-doping reduces the RESET current up to 33%.
First, as this was expected from the resistivity measurements presented in the
material characterizations, the R-I curves show that the resistance of the SET states
(i.e. crystalline phase) increases with germanium content, with a diﬀerence of one
order of magnitude between pure GST and GST + Ge45%. Germanium enrichment
also causes the decrease of the current needed to RESET the cell (taken as the
current needed to reach 95% of the ﬁnal plateau mean value), with up to 33%
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reduction for the GST + Ge40% devices with respect to GST (repectively 0.6 and
0.9 mA).
The slopes of the curves also seem to be aﬀected by Ge enrichment, as they
become slighter with increasing Ge content. Several phenomena can explain this
eﬀect:
• First, as we have seen in the material characterizations, the germanium en-
richment causes the presence of diﬀerent crystalline phases in the material.
Because of this, the number of boundaries inside the system rises, which in-
creases the thermal conductivity of the material with respect to GST. The
thermal eﬃciency of the device is thus improved, which leads to lower cur-
rents needed to start the amorphization.
• The second explanation involves the crystallization speed of the material
(which will be detailed later in this section). If the material has a crystalliza-
tion speed high enough (like GST), we can partially recrystallize the melted
volume during the fall time of the programming pulse. In this case we can
only start to increase the resistance of the device if the current of the pulse is
high enough to leave a fully amorphized area close to the plug interface at the
end of the pulse. Because of this, the higher is the recrystallization speed, the
sharper will be the SET-RESET transition.
2.3.3 Endurance
The endurance of a PCM device is deﬁned as the number of RESET-SET operations
that a cell can sustain before failure. Even though endurance is one of the main
advantages of PCM technology [Lai 2001], the thermal stress generated during the
programming procedure, and especially during the RESET pulses where the phase-
change material reaches its melting temperature, can generate mechanical failures
such as delamination [Padilla 2011], local changes of the material composition, in-
terdiﬀusion of the elements [Shin 2011].
The endurance is determined by following the evolution of the programming
window as we apply a high number of identical RESET-SET cycles: the failure of
the device is declared when the programming window becomes too small to correctly
separate the SET state from the RESET state, or when the device is stuck in one
of the two states. The results for our Ge-rich GST cells are reported in ﬁg.2.14.
Note that for this characterization we used devices with shrunk dimensions with
respect to the devices presented previously. The results show a stability of the
RESET/SET operations up to 108 cycles, which is on the order of values expected
for industrial applications.
2.3.4 Crystallization speed
The study of the crystallization speed of our Ge-rich devices has been performed
using a new characterization procedure which enables to analyze the impact of the
50 Chapter 2. Electrical characterization of Ge-rich PCM devices
Figure 2.14: Endurance test performed on Ge-rich GST shrinked cells (RESET 30 ns, SET 800 ns)
showing the stability of the RESET/SET operation up to 108 cycles.
main SET parameters on the crystallization speed. To do so, we start by program-
ming a device in the RESET state, to which we apply a SET pulse with diﬀerent
current amplitudes and diﬀerent time duration. The ﬁnal resistance of the cell
is read and stored after each RESET-SET sequence. This way, we can obtain a
cartography of the SET resistance as a function of the pulse amplitude and time
duration, which gives an idea of the electrical parameters allowing the achieving
of a "good" SET state in the devices under test. Fig.2.15 shows the result of the
characterizations performed on GST and Ge-rich devices. For these cartographies,
we considered 2000 diﬀerents SET current/time combinations, each point on the
cartographies representing the mean value of the results obtained on 3 devices.
Thanks to these analyses we were able to investigate the impact of both pulse
width and fall time of the SET pulse on the ﬁnal resistance state of the devices.
Concerning GST, the cartographies show that the SET state is easily obtained with
a pulse of at least 0.4 mA of current amplitude and a width of about 150 ns or longer.
The increase of the fall time (with a ﬁxed width of 200 ns) allows to SET the cells
even at high values of current. The cartographies done on the GST + Ge45% and
GST + Ge45% + N4% devices show the reduction of the crystallization speed with
respect to GST devices, but also the ineﬃciency of increasing the pulse width to
achieve lower resistance states. Indeed, if the fall time is ﬁxed at 5 ns for square-
shaped pulses (minimum value), the devices are not able to reach resistances below
105.5Ω. In fact, these data indicate that increasing the fall time is a more eﬃcient
way to reduce the resistance of the devices, with a good SET state (R ≤ 104.5Ω)
reached with a fall time of 300 ns or longer in the nitrogen doped devices. The
particular "funnel-like" shape of the fall time cartographies hence shows that a
low resistance state (LRS) can be achieved by tuning carefully the programming
parameters.
These results were obtained using a one-pulse programming procedure. But here
we also investigated the impact of procedures using a combination of several pulses
to SET the cells. Fig.2.16 displays the R-I characteristics of devices integrating the
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Figure 2.15: Cartographies of SET operation for all the materials under test. The increase of both
width and fall time of the programming pulse applied to the cell (pre-programmed in the HRS)
is investigated. Long pulse width is not suﬃcient to achieve complete recrystallization: only the
control of the fall time enables the full SET.
GST+Ge45%+N4% material and programmed by means of two diﬀerent stair-case
down sequences (the ﬁrst including 50 pulses and the second 10). The devices pro-
grammed with the 10 pulses sequence exhibit a higher ﬁnal resistance than the ones
programmed with the 50 pulses sequence. This demonstrates that the combination
of speciﬁc pulse conditions can lead to optimized resistance states. In the case of the
SCD procedures presented above, the 50 pulses SCD slowly decreases the current
ﬂowing through the cells until a value favorable for recrystallization, and then lower
current amplitudes are gradually scanned with ﬁne resolution, enabling the full re-
crystallization of the phase-change material. The 10 pulses SCD leads to the same
favorable current level, but the following pulses are at lower current levels, yielding
a SET resistance higher (i.e. worse crystallization), than the one obtained with the
previous procedure.
2.3.5 The R-SET pulse
The R-SET pulse is an other multi-pulse procedure that we engineered in order to
get a good current control in our 1R PCM cells. It consists in a combination of a
RESET and a SET pulse, as described in ﬁg.2.17.
This procedure allows to program the cells in a low resistance state with lower
programming voltages than standard SET pulses. To do so, we take advantage
of an interesting consequence of the structural relaxation (SR) of the amorphous
phase described in chapter 2. Indeed, as soon as a cell is programmed in a RESET
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Figure 2.16: SET resistance as a function of the programming current, for two diﬀerent SCD
procedures (50 and 10 pulses). The 50 pulses SCD allows to reach lower values of resistance.
Figure 2.17: The R-SET pulse, a combination of a RESET and a SET pulse.
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state, the SR of the amorphous phase induces the drift of both the resistance and
the threshold voltage, which increase over time. Following the trap decay model
described in ref. [Ielmini 2007a], the drift of the threshold voltage over time can be
properly ﬁtted with a power law, similarly to the resistance drift (eq.2.3):
Vth = Vth,0 + ∆Vth(
t
t0
)ν (2.3)
Because of this phenomenon, the threshold voltage of the cell is lower in the few
nanoseconds following the RESET pulse. In the R-SET procedure that we used,
the SET pulse is applied 5 nanoseconds after the RESET pulse, enabling to switch
the cell with lower voltage values (and thus lower current) than if the SET pulse
was applied seconds or minutes later. Fig.2.18 shows the consequence of the R-SET
programming on the R-I characteristics of our cells.
Figure 2.18: Comparison of programming characteristics of Ge-rich samples as a function of the
programming procedure (standard SET or R-SET).
The standard SET procedure is not able to perfectly SET the cell, even with a
careful tuning of the pulse width and fall time. In fact once reached the threshold
voltage, the programming current is already too high with respect to the one needed
for an optimized crystallization. On the contrary, with the R-SET procedure, the
cell is switched at lower voltages, so we can reach a current value able to trigger the
optimized crystallization process. With same width and fall time than the standard
SET pulse, the R-SET procedure leads to a reduction of 33% of the voltage needed
to SET the cell (1.5 V with the standard SET vs. 1 V for with the R-SET pulse).
Another consequence of the R-SET procedure is the reduction of the drift coef-
ﬁcient, which is studied in the next section.
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2.4 Reliability study
2.4.1 Resistance drift of the SET state
In the ﬁrst chapter, we showed that the drift phenomenon is strongly linked to the
resistance of the device: the higher the resistance, the faster the drift. We investi-
gated the impact of germanium enrichment on the drift of the cells by monitoring
the evolution of their resistance over time. The drift coeﬃcient is determined by
ﬁtting the experimental data with a power law function following equation 1.13
R(t) = R0(
t
t0
)ν introduced in the last chapter. In ﬁg.2.19 we report the drift coef-
ﬁcients measured on GST + Ge45% devices as a function of their initial resistance.
Figure 2.19: Drift coeﬃcient measured at room temperature in GST + Ge45% devices showing
the strong correlation of the drift with the initial resistance of the devices.
The measurements have been performed with three diﬀerent read voltages, with
no impact on the drifting behavior of the cells. This result, which seems to be in
contradiction with what was published in [Padilla 2011], shows that the electric ﬁeld
doesn't aﬀect the structural relaxations taking place in our Ge-rich cells.
The fact that we observe a strong reduction of the drift coeﬃcient when we de-
crease the resistance of the cells leads us to correlate the drift of the SET state to the
residual amorphous regions not involved in the recrystallization process [Ciocchini].
To minimize the drift of the SET state in the devices under test, we programmed
the cells using a SCD sequence (which we will call the SETMIN procedure) com-
prising 50 pulses (> 15µs) to achieve the lowest SET resistance possible. The cells
were then annealed at 150◦C with log-time-spaced intermediate readings at room
temperature (ﬁg.2.20).
The results show the increase of the drift coeﬃcient with increasing Ge content,
while nitrogen doping act in the opposite way, as it softens the drift speed.This
eﬀect is not well understood, but it could be correlated with the decreased residual
Ge amorphous phase, neutralized by the formation of stable Ge-N bonds as already
shown in the material characterizations (ﬁg.2.8).
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Figure 2.20: Drift coeﬃcient calculated for the low resistive state of the devices under test.
We must note here that these results were obtained with a very time-consuming
procedure, too long to address ﬁnal applications. We thus compared the drift val-
ues for cells programmed with diﬀerent procedures: the standard SET pulse, the
SETMIN sequence and the R-SET pulse that we described in the previous section
(ﬁg.2.21).
Figure 2.21: Comparison of the drift of the LRS obtained with three diﬀerent programming tech-
niques: a) Staircase-down (> 15 µs); b) standard SET (800 ns); c) R-SET pulse (800 ns).
The devices prepared with the standard SET pulse exhibit the highest initial
resistance and drift coeﬃcient, while the devices programmed with the SETMIN
sequence show the smallest values of drift and initial resistance. The results highlight
the beneﬁts of the R-SET procedure with respect to the standard SET programming,
with drift values approaching the ones obtained with the SETMIN sequence while
maintaining a programming time compatible with industrial applications (< 1µs).
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2.4.2 Retention of the RESET state
As already stated in the ﬁrst chapter, the amorphous phase formed in the RESET
state is unstable and tends to recrystallize after a certain period of time, leading to
the loss of the information stored.
We tested the data retention of the RESET state in our Ge-rich devices through
the monitoring of the resistance of 20 devices over time during a constant annealing
provided by the thermal chuck of the probe station. The criterion considered for
the failure of the devices is the reaching of a resistance value equal to half the
initial resistance. The results are then extrapolated assuming that the failure time
(considered as the time necessary for the failure of 50% of the devices) has an
Arrhenius dependency as exposed in equation 2.4:
tfail = t0 exp(
EA
kBT
) (2.4)
Where t0 is a ﬁtting parameter, EA is the activation energy of the failure process
and T is the temperature used for the accelerated retention test. Thanks to this
equation we can extrapolate the maximum temperature to guarantee 10 years of
retention for at least half the devices, as well as the maximum failure time expected
at a given temperature. The results of these Arrhenius plots, displayed in ﬁg.2.22,
show the improvement of the data retention thanks to Ge-enrichment with reten-
tion times (10 years at 210◦C for GST+Ge45% and 208◦C for GST+Ge45%+N4%)
among the best reported in literature [Czubatyj 2010].
Figure 2.22: Arrhenius plot of data retention time for GST+Ge45%, with and without nitrogen
doping, showing a retention time of 10 years at respectively 210 and 208◦C among the best results
reported in literature [Czubatyj 2010].
The retention of both the RESET and SET state was also evaluated using an
Isochronal Annealing Steps Procedure (IASP) at successively higher temperatures
(from 220◦C up to 260◦C): the devices under test are ﬁrst programmed in the desired
state and left at room temperature, with reading of the resistance after one hour to
evaluate the resistance drift; they are then annealed for one hour at 220, 240 and
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260◦C with readings in between each annealing. Fig.2.23 shows the results of the
IASP performed on our devices.
Figure 2.23: Isochronal Annealing Steps Procedure(IASP) at successively higher temperatures
performed on Ge-rich GST devices. Drift of the HRS state is observed during the ﬁrst two steps,
followed by the recrystallization of the amorphous phase causing the decrease of resistance. Best
stability is observed for the GST + Ge45% devices which are not fully recrystallized at the end of
the procedure.
For all the devices under test, we observe an increase of the RESET (or HRS)
resistance during the two ﬁrst steps, and then its decrease, causing the closing of the
programming window. This shape is due to the eﬀect of two phenomena: ﬁrst, struc-
tural relaxations of the amorphous phase causes the drift of the resistance towards
higher values, while the decrease of the resistance results from the recrystallization
of the material. These data show that Ge enrichment increases the stability of the
RESET state, as the GST + Ge45% devices are not fully recrystallized at the end
of the procedure.
2.5 Chapter conclusion
The results presented in this chapter provide us a full description of the electrical per-
formances of our Ge-rich devices. The full sheet analyses performed on Ge-enriched
GST alloys (with or without nitrogen doping) have shown the improvement of ther-
mal stability with germanium content, as well as a strong boost of the activation
energy of crystallization thanks to nitrogen doping. The XRD measurements evi-
denced the phase separation between GST and cubic germanium, thus explaining
the improvement of thermal stability in Ge-rich alloys as the system needs more
energy to initiate the phase separation leading to the crystallization process. The
electrical characterization performed on wall-type devices integrating these Ge-rich
alloys showed the reduction of RESET currents and the increase of the initial SET
resistance with germanium enrichment, as well as suitable programming window and
endurance for industrial applications. The crystallization speed study of the Ge-rich
devices showed the importance of the fall time parameter when applying a single
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electrical pulse to the cells to obtain a good SET state, but also that multi-pulse pro-
cedures like the stair-case down sequence could lead to lower resistance values. An
other multi-pulse procedure, called the R-SET pulse, has been engineered, enabling
to SET the cells with lower voltage values and comparable programming times than
standard SET pulses. The drift of the cells have also been evaluated, showing the in-
crease of drift coeﬃcients with Ge content, but also the softening of the phenomenon
with nitrogen doping. The procedures used to program the cells also has an impact
on their drifting behavior: the staircase down sequence exhibits the lowest drift co-
eﬃcients, but also the longest programming times (> 15 µs) while the R-SET pulse
allows to reach smaller drift coeﬃcients than the standard SET pulse, with suit-
able times for industrial applications. At last, the retention tests conducted on the
RESET states of our Ge-rich devices showed results of 10 years retention at 210◦C,
which are among the best results reported in literature [Czubatyj 2010]. Thanks to
the electrical characterizations performed on our Ge-rich devices, we can now choose
the programming states which will be interesting to study through TEM analyses,
in order to go deeper into the understanding of the reliability issues in which we are
interested. This study is the object of the following chapter.
Chapter 3
TEM analyses of Ge-rich PCMs
& Simulation Studies
As explained in the previous chapter, the main reliability issues of PCM devices
(namely the drift of the SET resistance and the retention of the RESET state)
are strongly linked to physical phenomena taking place inside the device, in the
phase-change material, at the nanoscale. In order to understand the origins of these
phenomena, a detailed analysis of the evolution of the phase-change material (struc-
ture, composition...) is thus needed. Transmission Electron Microscopy (TEM) is
the most eﬃcient technique to answer those needs, as it enables not only to acquire
high resolution images of the devices, but also to analyze their structure and their
composition thanks to characterizations such as Dark Field (DF) imaging, Diﬀrac-
tion Patterns (DP), Energy Dispersion Spectroscopy (EDS) or Electron Energy Loss
Spectroscopy (EELS). In this chapter, we ﬁrst describe how we programmed the cells
and prepared the samples for TEM analysis with the help of the Focused Ion Beam
(FIB) tool. We then proceed to the presentation of the results obtained through the
previous mentioned characterizations for some of the samples under test, keeping
the last section for a discussion on the data which were gathered.
3.1 Sample Preparation
Here we detail the procedure which was systematically used to prepare the samples
for TEM analyses. Regarding the electrical results presented in the last chapter, it
appears that the devices integrating the GST + Ge45% + N4% oﬀers the best trade-
oﬀ between SET/RESET characteristics, resistance drift and retention capabilities:
it was thus decided to concentrate our eﬀorts on this material.
3.1.1 Electrical characteristics and programming of the devices un-
der analysis
As said in the last chapter, the devices under test underwent a ﬁrst seasoning step to
ensure their stable behavior throughout cycling (except a few devices that we kept
virgin for a speciﬁc programming state - see Multi-RESET hereafter). This seasoning
also enables us to exclude the devices which are not functional (stuck in the RESET
or SET state) and select the ones which will be prepared for TEM analyses. Among
all the devices integrating the GST + Ge45% + N4% alloy, we picked out 20 of them,
with electrical performances representative of the global characteristics presented in
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chapter 3. The R-V characteristics of the selected devices are displayed in ﬁg. 3.1.
The cells were initially programmed in a high resistance state, so that we could
observe the drop of the resistance resulting from crystallization when increasing the
voltage, and thus determine the voltage to SET the cells.
Figure 3.1: R(V) characteristics of the GST + Ge45% + N4% devices selected for further TEM
analyses. The crystallization of the cells starts at V ≈ 1.5 V. Full re-amorphization is obtained for
V ≥ 2.8 V.
The devices exhibit an initial RESET resistance comprised between ≈ 800 kΩ
and ≈ 1.2 MΩ. The drop of the resistance, corresponding to the recrystallization of
the amorphous phase inside the cells, starts at ≈ 1.3 V, and the SET state is reached
in all the devices at ≈ 1.5 V with resistances ranging from ≈ 10 to ≈ 40 kΩ. The
resistance then starts to increase again around 2.2 V because of re-amorphization,
which is completed in all the devices at 3 V, showing a ﬁnal RESET resistance of
the order of 1 MΩ.
Now that we know the voltages needed to SET or RESET each device, we can
control their resistance level and program them in the desired states. We deﬁned 5
electrical states interesting for the following TEM analyses:
• the RESET state which is the high resistance state deﬁned previously;
• the standard SET state, which corresponds to the low resistance state reached
with a simple single pulse;
• the Multi-RESET state, a high resistance state programmed with a series of
10 millions of RESET pulses, applied to a virgin cell which wasn't seasoned;
• the SETMIN state, introduced in last chapter, programmed with a staircase
down sequence;
• the R-SET state, also introduced in last chapter, programmed with a combi-
nation of a RESET and a SET pulse.
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The RESET and SET states devices will be used as references during the TEM
analyses for comparison with the cells programmed in the other states. The Multi-
RESET devices were prepared to study the impact of the RESET pulses on the
migrations of elements inside the phase-change material. Indeed, regarding the
ﬁrst TEM results obtained on early test samples, and according to other studies
[Du 2015], the RESET operation induces atomic migrations during the melting of
the material, which can lead to reliability issues. The purpose of the Multi-RESET
sequence was then to emphasize these migrations inside our Ge-rich devices, to
clearly see the tendencies and decorrelate the the contributions of the RESET pulses
from the SET pulses. The SETMIN state corresponds to the lowest resistive state
achievable, which is reached by applying a staircase down of 50 pulses to the cell. At
last, devices were programmed with two types of R-SET pulses: one with a trailing
edge and one without one (R-SET A & R-SET B). The details of the electrical pulses
used for each programming state are summed up in ﬁg.3.2. The width and fall time
of the standard SET and R-SET pulses were purposely increased with respect to
the values used for the electrical characterizations of the last chapter, in order to
emphasize the eﬀect of the pulses on the structure of the cells.
Figure 3.2: Details of the electrical pulses used for the programming of the devices under analysis.
After programming, the resistance of the devices has been monitored to deter-
mine the drift coeﬃcient of each cell. The results of these measurements are reported
in ﬁg.3.3 together with the initial resistance of the devices under analysis. From the
20 initial devices, 7 of them were destroyed during FIB preparation (see below), so
only the 13 remaining devices are presented here. They exhibit the same tendencies
that the ones we presented in the last chapter: the RESET and Multi-RESET de-
vices show the highest resistances (1.2 MΩ for RESET #1, 894 kΩ for RESET #2
and 4.5 MΩ for the Multi-RESET device) and drift coeﬃcients (respectively 0.16,
0.15 and 0.17). The standard SET cells have resistances ranging from 28 to 46 kΩ,
with drift coeﬃcients of 0.122 and 0.136, while the SETMIN cells show the lowest
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resistances with 3.1, 4.6 and 2.6 kΩ with also the smallest drift coeﬃcients (respec-
tively 0.051, 0.054 and 0.048). We can also observe the diﬀerence of resistance level
and drift between the R-SET A and the R-SET B devices: the R-SET A cells have
resistances comprised between the SETMIN and the standard SET values with 11
and 14 kΩ and drift coeﬃcients of respectively 0.104 and 0.107, while the R-SET
B cells show higher resistances, above the standard SET values, with 58 and 95 kΩ
and drift coeﬃcients of 0.135 and 0.142.
Figure 3.3: Programming resistances and drift coeﬃcients of the devices under analysis.
This diﬀerence of resistances and drift coeﬃcients between the R-SET A and R-
SET B devices suggests that a better recrystallization is obtained when increasing
the fall time of the SET pulse in the R-SET procedure, which is in accordance with
the results presented in the last chapter when we studied the crystallization speed
of our devices.
The devices are now ready to be prepared for TEM analyses, which will give us
more information about the morphological diﬀerences between the cells.
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3.1.2 Extracting the devices
This step is the most critical step in the preparation of the samples for TEM obser-
vations, because it implies the use of a Focused Ion Beam (FIB) to mill the wafer in
the vicinity of the device. A description of this equipment and his working principle
are given in appendix.
The FIB preparation is a destructive technique which rises several challenges:
• because of the small dimensions of the devices, great care must be taken in
their localization. This is the most delicate part, because an error of a few
tens of nanometers can result in the destruction of the device;
• the energy of the ion beam, comprised between 2 and 30 keV, causes the rise
of the temperature inside the phase-change material, which can lead to the al-
teration of its structure, especially in the RESET devices if the crystallization
temperature is reached. To avoid this eﬀect, the energy of the beam is reduced
when approaching the location of the cell, thus keeping the phase-change ma-
terial from recrystallizing;
• the Secondary Electrons Microscopy (SEM) imaging which is used during the
FIB preparation to check the advancement of the milling induces the use of
an electron beam, which can also alter the samples. The electrons sent on
the sample must indeed ﬁnd a way out; if not, they will cause ElectroStatic
Discharges (ESDs) which can eventually destroy the cells, as we will show in
this section.
Fig.3.4 shows a 3D schematic of the devices which were prepared. Before the
ﬁrst milling, a 2 µm thick layer of tungsten is deposited by ion beam gas-assisted de-
position (see appendix B) on the sample surface, above the device position (ﬁg.3.5).
The role of this sacriﬁcial layer is to protect the cell during the milling, which causes
the ablation of a part of the sample surface.
Figure 3.4: 3D schematic of the devices under FIB preparation.
After the deposition, a ﬁrst cut is made perpendicular to the Y axis. This
enables us to locate the lines (top and bottom electrodes) which are connected to
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the device, and thus to determine its position. Once this is done, the sample is
rotated and two other cuts are made perpendicular to the X direction, isolating a
small piece of wafer, the so-called "chunk", which contains the device. The sample is
now ready to be extracted from the wafer, thanks to a tungsten needle (Omniprobe,
see appendix B). The needle is used as a ﬁshing rod to take out the sample and ﬁx
it to a copper grid dedicated to TEM analyses. The soldering of the sample on the
Cu grid is accomplished using ion beam assisted tungsen deposition with the gas
injector system of the FIB (ﬁg.3.6).
Figure 3.5: First steps of the FIB preparation, showing the milling of the wafer around the device.
Once the sample is soldered and the needle removed, we can proceed to the
thinning of the chunk (ﬁg.3.6). As said before, precautions must be taken during
this step regarding the energy of the ion beam, to ensure that we don't alter the
structure of the phase-change material.Therefore, energies above 8 keV are avoided
until the end of the preparation, as we get closer to the device.
Thanks to SEM imaging, we can check the thickness of the sample as it is slowly
thinned. the thinning is stopped when the sample reaches a thickness of ≈ 100 nm
or lower, which guarantees good observations and a maximized signal during EELS
analyses.
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Figure 3.6: Soldering of the sample on the copper grid dedicated to TEM analyses (A) and ﬁnal
milling steps. The ﬁnal sample shows a thickness of maximum ≈ 100 nm (D).
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3.1.3 Avoiding Electrostatic Discharges
Figure 3.7: Schematic of the chunk ﬁxed on the copper grid, showing that the electrons arriving
on the bottom electrode because of SEM imaging can only escape through the heater.
As we said above, SEM imaging during the FIB preparation can cause the de-
struction of the cell because of ESDs. Indeed, the electrons arriving on the sample
from the SEM beam must ﬁnd a way out of it to be evacuated. But the structure
of the device and the previous millings implies that the electrons sent on the bot-
tom electrode can only escape by passing through the heater, as depicted in ﬁg.3.7.
This becomes an issue during the last steps of the preparation, as the heater gets
thinner and thinner: if too many electrons arrives on the bottom electrode, a large
voltage bias can appear across the heater, resulting in a sudden rise of temperature,
melting of the materials, and hence the destruction of the device. Several samples
were destroyed because of this eﬀect during the ﬁrst test campaign. Fig.3.8 shows
two TEM images of such failures.
Figure 3.8: TEM images of the devices destroyed because of ESDs. The heater and its vicinity
have melted, leaving a whole instead.
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On these images we can clearly see the hole created by the electrostatic discharge
during the FIB preparation. The heater has been destroyed, and its vicinity has
melted, forbidding any further analyses.
This issue caused the loss of about 50% of the ﬁrst test samples, forcing us to
ﬁnd a reliable solution for the next samples. We solved this problem by connecting
the two electrodes of the device with a tungsten bridge, deposited on the side of the
chunk by ion beam assisted deposition (ﬁg.3.9).
Figure 3.9: Schematic of the solution found to avoid ESDs in our samples. A tungsten bridge is
deposited on the side of the chunk, connecting the two electrodes, thus allowing the electrons to
evacuate the device.
This conductive bridge allows the electrons to evacuate from the bottom elec-
trode without damaging the heater or the phase-change material. Fig.3.10 shows
SEM images of the tungsten deposition made on the chunk. After we found this
solution, no more damaged caused by ESDs were observed in our samples, which
enabled us to conduct the morphological analyses of our devices.
Figure 3.10: SEM images of the tungsten bridge deposited on the side of the chunk to evacuate
the electrons from the bottom electrode to the top electrode.
After the FIB preparation, the samples underwent a last cleaning step in a
plasma cleaner. Indeed, when the samples are taken out of the FIB instrument,
68
Chapter 3. TEM analyses of Ge-rich PCMs
& Simulation Studies
they are exposed to carbon contamination from the outside environment. If not
removed, the carbon atoms segregate on the surface of the sample under the electron
beam, inside the TEM. This would result in the degradation of the image during
observations, but the plasma (H2 + O2) inside the plasma cleaner removes this
contamination by creating C-O bindings with the carbon free radicals.
3.2 Results
Here we present the results of the TEM analyses performed on our GST + Ge45%
+ N4% devices. Transmission Electron Microscopy allows to observe of the cells at
various scales, with magniﬁcations ranging typically from 10 000 x up to 1.5 Mx
in our case. It was thus a perfectly adapted characterization technique to inves-
tigate on the phenomena that we were interested in. A description of the TEM
instrument, as well as the principles of TEM imaging and EELS acquisitions are
given in appendix C. These analyses have been performed on two microscopes: a
FEI Titan for the acquisition of images and diﬀraction patterns, and a FEI Tecnai
Osiris for the acquisition of Electron Energy Loss Spectroscopy (EELS) maps. Both
microscopes have been operated at 200 keV of beam energy. The images (bright
ﬁeld and dark ﬁeld) and the diﬀraction patterns gathered enable us to study the
structure of the phase-change material, while EELS maps give us information on
the spatial distribution of elements inside the cells. Some of the devices presented
in the beginning of this chapter are not reviewed here, because they exhibited very
similar results to the ones we chose to show. Hence, only one RESET, std SET and
SETMIN devices will be presented in this section.
Figure 3.11: Bright Field images of the RESET and Multi-RESET devices showing the PCM layer
in the vicinity of the heater. The contrasts seen between the area above the heater and the rest of
the surrounding material evidences the diﬀerence of structure between those two zones, suggesting
the presence of amorphous material inside the AV, surrounded by crystalline grains.
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3.2.1 RESET & Multi-RESET
For the study of the high resistance states of the Ge-rich cells, we will show the
results obtained on the RESET #1 and Multi-RESET devices introduced earlier.
Fig.3.11 displays Bright Field (BF) images of the region of interest in both devices,
i.e. the region of the phase-change material which is aﬀected by the electrical pulses,
which will we will refer to as the Active Volume (AV). The resistance R and drift
coeﬃcient ν values are also given as a reminder. On both devices, we can see a
diﬀerence of contrast between the zone near the heater and the rest of the PCM
layer, attesting a change of the material structure in this dome-shaped volume. A
closer view of the AV and its periphery (ﬁg.3.12) suggests that the atoms inside
the AV are in an amorphous phase, because of the blurred disks obtained by the
FFT. Outside the AV, the FFTs exhibit bright spots, suggesting the presence of
crystalline planes in the surrounding material.
Consequently, Dark Field (DF) images and Diﬀraction Patterns (DPs) have been
acquired in order to get more information about the crystallinity of the AV and the
rest of the PCM layer (ﬁg.3.13 and 3.14). As described in appendix C, DF images
enable to highlight the crystalline grains or the presence of amorphous zones in the
material, and nanobeam DPs allow us to determine the crystalline structure of the
grains.
The results show that the inside of the AV above the heater is amorphous,
as expected, while the periphery of the AV exhibits crystalline grains of various
sizes and orientations, but always in cubic conﬁguration. Note that the resolution
of the nanobeam DPs does not allow us to distinguish the cubic phase of GST
compounds from the cubic phase of pure germanium, which both present a very
similar diﬀraction pattern. Spectroscopy techniques like EELS are therefore useful
to complete our study, since they can give information about the spatial distribution
of chemical elements inside the PCM layer.
The spatial distribution of germanium, antimony and tellurium was studied by
acquiring EELS maps covering the AV and its vicinity. These maps are obtained
by acquiring EELS spectra point by point as we scan the sample with the elec-
tron beam, each map containing approximately 5000 points (50 x 100). For each
point, 5 EELS spectra have been acquired and averaged. The averaged spectra col-
lected on each point are then processed using Hyperspy, a powerful python-based
multi-dimensional data analysis toolbox, which enables to smoother the data by
eliminating the high frequencies components of the signals [de la Pena 2015]. Once
all the collected spectra have been processed with Hyperspy, we can proceed to the
construction of the maps. First, the edges corresponding to Ge (1217 eV), Sb (527
eV) and Te (577 eV) are identiﬁed (ﬁg.3.15).
Then, we measure the area (integrated intensity) of each edge by subtracting
the background signal. Great care is taken during this step to avoid any artifact
or miscalculation, especially concerning antimony and tellurium which present very
close edges. An example of background removal for the antimony edge is given in
ﬁg.3.16.
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Figure 3.12: Close-up view of the inside of the RESET #1 AV (A) and its periphery (B). No
particular order can be seen in (A) while atomic columns are observed in (B). The Fast Fourier
Transformations (FFTs) performed on (A) exhibit blurred disks typical of amorphous material,
whereas the bright spots seen in the FFT of (B) conﬁrm the presence of crystalline planes.
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Figure 3.13: Dark Field images of the RESET and Multi-RESET devices. Crystalline grains are
highlighted outside the AV, while the diﬀraction patterns acquired inside of it conﬁrm the presence
of amorphous material. The positions 1 and 2 marked on the images correspond to the position of
the beam for the acquisition of the nanobeam DPs shown in ﬁg.3.14.
Figure 3.14: Nanobeam diﬀraction patterns acquired outside the AV of the RESET and Multi-
RESET devices. The indexation of the patterns allow us to identify the crystalline structure of the
grains highlighted in the DF images, which are found to be in cubic conﬁguration [JEMS 2015].
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Figure 3.15: Example of an EELS spectrum acquired in the PCM layer of a test sample. The edges
corresponding to Ge (1217 eV), Sb (527 eV) and Te (577 eV) are identiﬁed.
Figure 3.16: Example of a background removal to measure the area of the Sb edge.
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This method is applied to each element, for each point of the map, giving quali-
tative information about the distribution of elements in the PCM layer. The results
obtained on the RESET #1 and Multi-RESET devices are shown in ﬁg.3.17. Note
that these maps represent the spatial distribution of one element relatively to itself.
This means that we cannot compare the intensities measured in the Ge map with
the intensities of Te for example (i.e. we cannot say, at the moment, if there is more
Ge than Te in a particular position).
Figure 3.17: EELS maps of the RESET & Multi-RESET devices (superimposed on bright ﬁeld
images). Germanium is partially expelled from the active zone while antimony and tellurium
migrate towards it.
From these maps, we can see that atomic migration is observed in both devices:
Ge is partially expelled from the AV, creating Ge rich regions outside the amorphous
area; Sb and Te moved in the opposite way, towards the inside of the AV, leaving the
Ge-rich regions at the edge of the AV. Comparing EELS maps and dark ﬁeld images,
it appears that these Ge-rich regions are crystalline, while the pattern formed by
the Sb and Te migrations inside the AV matches the shape of the amorphous area.
3.2.2 Standard SET & SETMIN
Unlike the RESET and Multi-RESET, the BF images of the SET & SETMIN de-
vices programmed in a low resistive state do not display any dome-shaped pattern
(ﬁg.3.18). The close-up views of each cell's AV and their respective FFTs show
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Figure 3.18: Bright Field images and FFTs of the SET and SETMIN devices. No dome-shaped
pattern is observed, the AV of both devices seem to be crystalline, with still some signs of amorphous
material in the standard SET cell.
3.2. Results 75
that crystalline grains have been formed in both devices, but they also suggest
the presence of amorphous residues in the AV of the standard SET cell, as if the
recrystallization of the material was incomplete in this device.
Figure 3.19: Dark Field images of the SET and SETMIN devices. A crystalline structure extends
over the full PCM layer thickness in the SETMIN cell, from the heater to the top electrode, while
smaller crystalline grains are observed in the standard SET.
The dark ﬁeld images (ﬁg.3.19) conﬁrm that crystalline grains have been created
in the AV of the two devices, with smaller grains in the AV of the SET cell with
respect to the ones observed in the SETMIN cell: in the latter, a crystalline structure
of single orientation and much larger size than the other surrounding crystalline
grains extends over the entire thickness of the PCM layer from the heater to the top
electrode. Concerning the SET device, the crystalline grains inside the AV do not
show a clear diﬀerence in size from the surrounding grains. A diﬀraction pattern of
a larger area of the standard SET's AV has also been acquired (ﬁg.3.20), conﬁrming
the formation of crystalline grains, but also the presence of amorphous material in
this cell. Once again, all the crystalline grains analyzed by diﬀraction have been
found to be in cubic phase.
The EELS maps acquired on those devices (ﬁg.3.21) reveal the same migration
behavior as the one observed in the RESET and Multi-RESET devices, with concen-
tration of antimony and tellurium inside the AV while germanium is concentrated
at its borders. Notice that in the SETMIN sample, the segregation pattern matches
the shape of the crystalline structure inside the AV.
3.2.3 R-SET
The R-SET devices (ﬁg.3.22 and 3.23) exhibit a more peculiar structure than the
previous devices. Indeed, the BF images suggest that the phase-change material is
in a crystalline conﬁguration in the center of the AV, surrounded by two zones of
amorphous material. The R-SET B #1 cell diﬀers from the other R-SET devices,
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Figure 3.20: Diﬀraction pattern (right) of the area circled in red on the DF image (left) of the
standard SET device. The circles attest the presence of crystalline grains, while the blurred disks
conﬁrm the presence of amorphous material.
Figure 3.21: EELS maps of the SET & SETMIN devices.
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with evidences of a void formation above the heater, hence explaining the higher
resistance of the device with respect to the other R-SET cells.
Figure 3.22: Bright Field images of the R-SET A #1 and #2 devices. The small areas circled in
white correspond to low density regions, evidencing the formation of voids in the periphery of the
AV. Close-up views show that the phase-change material inside the AV of the two devices exhibit
both ordered and disordered atomic arrangement, with crystalline planes present in the center,
surrounded by two regions of disordered material.
The Dark Field images of these devices (ﬁg.3.24 and 3.25) reveal that their AV
contains a crystalline structure very similar to the SETMIN cell, crossing the PCM
layer and connecting the heater to the top electrode. But this crystalline path is
surrounded by two amorphous regions (except in the R-SET B #1 device), similar
to the ones observed in the RESET cells. The diﬀraction patterns conﬁrm the
amorphous nature of these regions, and show that the crystalline grains created in
the center of the AV are in a cubic conﬁguration.
The most important diﬀerence between the R-SET A and the R-SET B samples
comes from the small PCM region in contact with the heater. In the R-SET B
devices, this region hasn't been fully recrystallized, as shown in ﬁg.3.26, whereas
the crystalline grains are really contacting the heater in the R-SET A cells.
Concerning the spatial distribution of elements, we observe once again the deple-
tion of germanium above the heater and the concentration of antimony and tellurium
(ﬁg.3.27 and 3.28). As in the previous devices, Ge-rich regions are created at the
periphery of the AV in both cells.
3.2.4 GST 225
To complete this study, and more speciﬁcally to understand the germanium impact
on atoms displacement in the PCM layer, another device integrating pure GST (i.e.
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Figure 3.23: Bright Field images of the R-SET B #1 and #2 devices. The area circled in white
above the heater of the R-SET B #1 cell correspond to the formation of a void, thus explaining the
high resistance. As in the R-SET A devices, close-up views evidence the presence of both ordered
and disordered atomic conﬁgurations inside the AV.
Figure 3.24: Dark Field images and Diﬀraction Patterns of the R-SET A devices. A SETMIN-like
crystalline structure of cubic conﬁguration is observed in the middle of the AV, connecting the
heater to the top electrode. This crystalline path is surrounded by two RESET-like amorphous
zones, circled in red.
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Figure 3.25: Dark Field images and Diﬀraction Patterns of the R-SET B devices, evidencing the
formation of a crystalline structure of cubic conﬁguration connecting the heater to the top electrode
in both devices. In the case of the R-SET B #2 device, two amorphous regions are also visible
(circled in red) on both sides of the crystalline path.
Figure 3.26: Close-up view of the contact area between the heater and the PCM layer in the R-SET
B #2 device. Atomic disordered is evidenced in the phase-change material (the bright spots in the
FFT image come from the crystalline planes present in the heater).
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Figure 3.27: EELS maps of the R-SET A devices.
Figure 3.28: EELS maps of the R-SET B devices.
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without germanium enrichment) was programmed in the SETMIN state and studied
following the same analyses than the devices presented above.
Figure 3.29: Bright Field images and FFT obtained on the GST -SETMIN device.
From the BF images (ﬁg.3.29) we can already see that the material seems fully
crystalline, the close-up view of the AV showing atoms arranged in crystalline planes.
In fact, the structure of the phase change material revealed by the DF images
(ﬁg.3.30) is similar to the one observed in the Ge-rich SETMIN device: crystalline
grains in cubic conﬁguration have been formed above the heater, ﬁlling the entire
AV and its vicinity. The structures observed in this cell are the largest observed
from all the devices under test.
Figure 3.30: Dark Field images (two images superimposed) and nanobeam diﬀraction pattern of
the GST-SETMIN device. Full recrystallization is observed.
The EELS map of this device shows the same migration of atoms as in the
previous devices with Ge and Sb moving in opposite direction, except for Te which
does not seem to concentrate inside the AV.
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Figure 3.31: Results of the morphological and EELS analyses of the GST 225 device. Large
crystalline grains are visible, and clear segregation of Ge and Sb is observed.
More information can be gathered on the segregation of elements in the PCM
layer by performing quantitative analyses on the EELS spectra, which is the object
of the next paragraph.
3.2.5 Quantitative analyses
Using the spectra collected in the EELS maps, quantitative measurements have been
performed to analyze the composition of the AV in each device (refer to the appendix
"TEM" for more information on quantitative analyses). As the EELS analyzes have
been optimized for maps acquisition, the results of these quantitative measurements
cannot reach an accuracy smaller than ± 5 at%. However, these analyzes give us
important information about the concentration variations between the AV and the
rest of the PCM layer.
From the EELS maps gathered on all samples, we can extract the spectra of
speciﬁc areas and perform quantitative measurements on them. The average relative
concentrations of germanium, tellurium and antimony in the PCM layer are ﬁrst
determined using all the spectra from the PCM area of the EELS maps (ﬁg.3.32).
Despite the moderate accuracy of these quantiﬁcations, the results remain consis-
tent with the nominal values (i.e. target compositions) used during the deposition
process of the PCM material. These numbers are then compared to the concen-
trations measured inside the AV using only the spectra from this particular zone
(ﬁg.3.33).
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Table 3.1: Results of the EELS quantitative analyses inside the AV of the GST device.
Concentrations (at.%)
Ge Sb Te
Ref. 22 22 56
Whole layer 19 ± 8 19 ± 8 62 ± 5
AV 6 ± 8 32 ± 7 62 ± 5
For all devices, we notice a strong reduction of germanium concentration inside
the AV. The diﬀerence of Ge content between the AV and the surrounding material
varies from one device to another: the SETMIN device exhibits the strongest Ge
depletion with a diﬀerence of 37 at% between the AV and the rest of the layer while
this number stays around 20 at% for the other devices. Antimony and tellurium
are aﬀected in the same amount proportions, as their concentration rises inside the
AV. The quantitative analysis performed on the GST-225 device (table 3.1) show
the same tendencies, except for Te which is homogeneously distributed in the PCM
layer.
Figure 3.32: Histogram of the average concentrations of Ge, Sb and Te in the PCM layer of each
device. The numbers on the right hand-side of the graph represent the reference concentrations,
taken as the nominal compositions used during the deposition of the material.
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Figure 3.33: Histogram of the average concentrations of Ge, Sb and Te in the AV of the devices.
3.3 Simulations
The phase-change mechanisms implied during the SET operations of our devices
have been simulated using a ﬁnite-volume electro-thermal solver coupled with the
Level Set Method [Gliere 2011] (details of the equations used in this model are given
in appendix D). In these simulations, the devices are initially in a RESET state, the
PCM material in the AV being amorphous. The SET operation was simulated using
both low and high current programming pulses (respectively 600 and 1000 µA), to
reproduce the experimental programming using respectively an R-SET or a standard
SET procedure. The simulated pulse comprises a plateau of 500 ns and a trailing
edge of respectively 500 and 1000 ns. To take into account the increase of Tc in
our Ge-rich GST cells, the nucleation rate and the crystalline growth velocity have
been reduced with respect to pure GST. The simulations qualitatively reproduce
the formation of a conductive ﬁlament where the material has switched from the oﬀ
state to the on state. This switch leads to the heating of the surrounding material
along the ﬁlament until melting, resulting in the creation of a melted domain inside
the amorphous dome.
With the high current pulse (ﬁg.3.34), the size of the melted region starts to
decrease after 500 ns until its total disappearing at 800 ns, leaving the AV of the
cell in a crystalline phase.
With the low current pulse (ﬁg.3.35), the temperature ﬁeld leads to the growth of
the top crystalline material toward the inside of the amorphous dome. After approx-
imately 360 ns a steady state is achieved, with only a small residual liquid volume
remaining above the heater. This matches with the TEM images obtained on the
R-SET B devices (ﬁg.3.26) in which we saw that a small amount of PCM material
remained amorphous above the heater. In the simulation, this little residue then
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Figure 3.34: Simulation of the phase-change during the high current SET operation.
disappears during the ﬁrst 25 ns of the trailing edge. The ﬁnal image shows a crys-
talline column surrounded by two amorphous regions, which is in good agreement
with the TEM observations of the R-SET devices.
Figure 3.35: Simulation of the phase change during the low current SET operation.
3.4 Discussion
3.4.1 Morphological interpretation of the drift phenomenon
The morphological information gathered on all the devices, together with their elec-
trical characteristics (resistance after programming & drift coeﬃcient), enable to es-
tablish factual links between the drift phenomenon and the structure of the devices
at the nanoscale. First, the electrical measurements presented in chapter 2 conﬁrmed
the dependence of the drift on the initial resistance of the cells [Kostylev 2008]: the
higher the initial resistance, the stronger the drift. As said in the ﬁrst chapter,
debates are still open on the fundamental reasons causing this evolution of the re-
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sistance over time, but studies have demonstrated the important role of structural
relaxations inside the amorphous phase on the drift of the RESET states. Thanks
to the TEM analysis presented in this chapter, we can bring new elements to the
comprehension of the drift phenomenon in the SET states of Ge-rich devices. The
morphological studies have indeed highlighted notable diﬀerences of crystallinity in-
side the AV of the cells programmed in a low resistive state: the SETMIN devices
exhibit large crystalline grains, extending over the full thickness of the PCM layer
and connecting the heater to the top electrode, which explains the good conduction
of current and thus the low resistance measured. The crystalline grains observed in
the AV of standard SET devices have been shown to be smaller, with residues of
amorphous material also found between them, evidencing the incomplete recrystal-
lization of the Ge-rich alloy in these devices (ﬁg.3.36).
Figure 3.36: Schematic of the crystalline structure of the SET and SETMIN devices. The standard
SET pulse is not able to fully recrystallize the AV of the cell, leading to the creation of smaller
crystalline grains with respect to the SETMIN device, and to a larger amount of residual amorphous
material at the grain boundaries.
This is the reason why the standard SET devices exhibit a higher resistance than
the SETMIN devices: in the SETMIN cells, the large crystalline grains enable to
create a good conduction path between the heater and the top electrode, while the
numerous grain boundaries containing the residual amorphous material inside the
SET's AV act like electronic barriers which need to be overcome. This also explain
why the standard SET devices show higher drift coeﬃcients than the SETMIN
cells: the amorphous phase being subject to structural relaxations, then the device
with the largest amount of amorphous material (i.e. the highest number of grain
boundaries) will show the highest drift coeﬃcient. But if we consider the R-SET
devices, one can remark that this statement is not completely accurate: indeed,
these devices exhibit a resistance and a drift coeﬃcient smaller than the standard
SET devices, despite a larger amount of amorphous material inside their AV. But
just like in the SETMIN cells, the crystalline grains in the R-SET A's AV form
a good conduction path between the heater and the top electrode (ﬁg.3.37), while
they are also larger than the ones observed in the standard SET devices. So this
means that the drift phenomenon does not depend on the total amount of amorphous
material inside the AV of the cells, but more speciﬁcally on the amount of amorphous
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material on the conduction path between the heater and the top electrode. This
also explains why the R-SET B devices are more resistive and exhibit higher drift
coeﬃcients than the R-SET A devices: without trailing edge, the pulse applied to
the cell is not able to recrystallize the small region in the direct vicinity of the
heater, thus leaving some amorphous material on the conduction path. Thanks to
these results, we demonstrated that the drift phenomenon highly depends on the size
of the crystalline grains which create the conduction path between the heater and
the top electrode (i.e. larger grains lead to smaller drift). We can then optimize the
electrical pulses to achieve even a partial recrystallization, but targeting large grain
sizes. The procedure used to program the SETMIN device is the most eﬃcient way
to achieve this: by applying a series of relatively long pulses (50 pulses, 1 µs each)
with decreasing voltages to the cell, we allow the PCM inside the AV to recrystallize
slowly, and we optimize the fraction of crystalline material formed inside the device
at the end of the programming. The R-SET procedure also enables us to reach
lower resistance and drift values than the reference SET states, but is much less
time consuming than the SETMIN staircase down. By designing and experimenting
new types of electrical programming, it is then possible to lower the drift of the
cells.
Figure 3.37: Schematic of the structure of the R-SET devices, showing the crystalline path enabling
the conduction of current, crossing the amorphous dome created during the RESET pulse.
3.4.2 Concentration of elements and retention of the RESET state
Material characterization and electrical testing of the Ge-rich devices have demon-
strated the improvement of the amorphous phase stability with increasing germa-
nium content, showing a higher crystallization temperature than standard GST,
thus leading to a better retention of the data. However the XRD measurements
have revealed the formation of cubic germanium at 400◦C, exhibiting the ﬁrst signs
of phase heterogeneities inside Ge-rich materials when temperature rises. Thanks
to the EELS maps performed on the devices integrating these materials, we demon-
strated that the heating of the cells by an electrical pulse with enough energy also
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led to elemental heterogeneities inside the devices. All the maps presented in this
study show the concentration of antimony and tellurium inside the AV just above
the heater, while germanium is expelled toward the edges of this region (ﬁg.3.38).
These migrations are attributed to a segregation eﬀect occurring during the RESET
operation where strong temperature gradients are created inside the cell. Along the
conductive path between the heater and the top electrode the temperature is high
enough to melt the material. However at the periphery of this liquid zone, lower
temperatures allow the solidiﬁcation of germanium in the 640-920◦C range while
still in equilibrium with a Ge-impoverished GST liquid phase.
Figure 3.38: Schematic of the atomic migrations observed inside the devices thanks to EELS
analyses, showing the depletion of germanium inside the AV, and the concentration of antimony
and tellurium.
Nonetheless, it is important to note that all the germanium is not expelled from
the AV. In fact, looking at the quantitative analyses performed inside the AV of the
cells, we saw that a large amount of Ge still remained in this region. The lowest
Ge concentration has been measured inside the AV of the Multi-RESET device to
which we applied 107 RESET pulses, which is much more than the other devices.
The second lowest concentration corresponds to the SETMIN device, which has also
undergone a large number of electrical pulses. This means that the composition of
the phase change material inside the AV is aﬀected by each pulse applied to the cell.
Another observation comes from the results obtained on the GST device, where the
same migration behavior is observed: here again germanium has been expelled from
the AV, even though the GST phase is known to be very stable. This is the reason
why the Ge-rich devices exhibit a better data retention than standard GST devices:
germanium (which is the key element to stabilize the phase change material) is
partially expelled from the AV in both materials, but the high initial Ge-content of
our optimized alloy enables to maintain a Ge-rich composition at the core of the
cell, thus improving the thermal stability of the amorphous phase.
3.5 Chapter conclusion
The analyses presented in this chapter helped us to understand the origins of the
reliability issues which constitute the main topic of this work. We started by describ-
3.5. Chapter conclusion 89
ing the procedure used to program the devices, and how we prepared them for TEM
analyses using the FIB tool, with special precautions taken to avoid electrostatic
discharges. Thirteen devices have been programmed in 5 diﬀerent electrical states,
namely RESET, Multi-RESET, standard SET, SETMIN and R-SET, which exhibit
diﬀerent drift behaviors as exposed in chapter 2. The TEM analyses performed on
these devices allowed us to establish some links between their electrical properties
and their structure. In particular, we observed the formation of larger crystalline
grains in the AV of the SETMIN devices with respect to the standard SET devices.
The AV of the latter showed signs of an incomplete recrystallization, leading to
smaller crystalline grains with remains of amorphous material at their boundaries,
thus explaining the higher resistance and drift coeﬃcient values than the SETMIN
devices. Concerning the R-SET devices, their low resistance and drift coeﬃcients
have been attributed to the creation of a crystalline column inside the AV, crossing
the amorphous dome formed during the RESET pulse, and connecting the heater to
the top electrode with crystalline grains comparable in size as the ones observed in
the SETMIN devices. This peculiar structure enables a good conduction of current
in these devices, and lowers the amount of amorphous material on the conduction
path, leading to the reduction of the structural relaxations implied in the drift of
the resistance.
The EELS measurements also gave us information about the role of elemental
migrations on the thermal stability of our Ge-rich devices. Indeed, the EELS maps
performed showed the same atomic migrations in all the devices under analyses,
with the depletion of germanium inside the AV and the concentration of antimony
and tellurium. The germanium enrichment of the alloys enables to keep a higher Ge
concentration inside the AV of our cells when compared to standard GST devices.
The crystallization temperature of the material in this area is thus still higher than
pure GST, hence the improved thermal stability.
At last, the results of the simulations based on the phase-ﬁeld method gave
us important insights into the inﬂuence of the SET current on the shape of the
crystallized domain. In particular, the peculiar structure observed in the R-SET
devices was successfully reproduced, resulting from the growth of the crystalline
grain above the AV toward the heater and across the amorphous dome left by the
RESET pulse.

General Conclusion
The study of the semiconductor memories market, and the evolution and limits of
mainstream memory technologies (i.e. Nand Flash and DRAM) highlighted the need
to ﬁnd new memory technology alternatives able to push further the density increase
demands and fulﬁll the memory hierarchy gap, while maintaining the usual cost
decrease. Among the emerging non-volatile memories, the PCM technology present
several advantages (scalability, write/erase speed, programming window, multi-level
capability) and has reached in the last decade a good level of maturity. This makes it
the most promising alternative to Flash devices. In order to answer the restrictive
requirements for speciﬁc embedded applications (such as Secure Smart-Card and
automotive µcontrollers), new types of phase-change materials have been developed,
with higher content of germanium with respect to standard Ge2Sb2Te5. These Ge-
rich materials allow for a better retention of the RESET state, but they also lead to
the increase of the resistance drift in the SET state, which causes reliability issues.
In this Phd, we have shown that by programming the devices with diﬀerent electrical
pulse sequences (with procedures such as the staircase down sequence, or with the
less time-consuming R-SET pulse), the drifting behavior of the SET state could
be minimized. In parallel, we investigated the physical mechanisms responsible for
the drift phenomenon in the SET states and the improvement of data retention
in the RESET states, by means of a TEM study of the devices programmed in
diﬀerent resistance states. The results of this study have shown structural diﬀerences
between the active zones of the devices, which allowed to link the resistance drift
to amorphous residues on the conduction path inside the cells. Concerning the
improvement of data retention in the RESET state, EELS measurements helped us
to understand the atomic migrations taking place inside the devices, showing how
Ge-rich materials enabled to keep a higher Ge concentration in the active zone of
our devices with respect to standard GST cells. With this knowledge, we can think
about new ways to control the drift of the resistance in ﬁnal products by conceiving
special circuits to generate the R-SET pulse. It should be mentioned that further
optimization of PCMs is also expected with the development of conﬁned devices
integrating Ge-rich materials, which are likely to reduce RESET currents while
fulﬁlling the thermal stability requirements for embedded applications. This would
allow the PCM technology to address new markets and take a step forward in its
industralization.
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Appendix A
Deposition of the Phase-Change
Material
The phase-change materials studied in this thesis have been deposited using the
Physical Vapor Deposition (PVD) technique at room temperature. During this
type of deposition, the surface of the substrate is covered by atoms sputtered from
one or several targets. The sputtering of the targets is achieved thanks to the
creation of a plasma inside the chamber, which is done by applying a voltage bias
between the cathode (target) and the anode (substrate), thus exciting the atoms of
the gas introduced inside the chamber. This gas is generally made of a neutral gas
(like argon) and a reactive gas (like nitrogen or propene). The plasma thus made of
electrons, which move toward the anode, and cations, which move toward the target.
These cations are accelerated by the electrical ﬁeld, and cause the sputtering of the
target atoms when they collide them (ﬁg.A.1).
Figure A.1: Schematic of PVD working principle.
However, the slow ionization rate of the gas inside the chamber limits the speed of
the deposition. Therefor, the deposition of the phase-change material are accelerated
by using the magnetron eﬀect. Thanks to a magnetic ﬁeld applied to the gas,
electrons trajectories are improved in the vicinity of the cathode, thus increasing
the ionization probabilities. More ions are then created, leading to higher number
of sputtered atoms from the target, and a faster deposition speed.
The materials studied in this thesis have all been deposited using magnetron
sputtering. The machines used for this step have three deposition chambers and
one surface preparation chamber (ﬁg.A.2). If it is necessary, the surface preparation
chamber is used to clean the surface of the layer onto which the material is going to
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be deposited. The deposition of the phase-change material is then achieved in the co-
sputtering chamber which can present up to three diﬀerent targets for simultaneous
deposition. By tuning the power applied to each target, it is possible to control
the amount of materials which is deposited, and thus the composition of the ﬁnal
phase-change material.
Figure A.2: Schematic of the PVD machines used for the deposition of the phase-change materials.
Appendix B
The FIB instrument
Focused ion beam, also known as FIB, is a technique used particularly in the semi-
conductor industry, materials science and increasingly in the biological ﬁeld for site-
speciﬁc analysis, deposition, and ablation of materials. A FIB setup is a scientiﬁc
instrument that resembles a scanning electron microscope (SEM). However, while
the SEM uses a focused beam of electrons to image the sample in the chamber, a
FIB setup uses a focused beam of ions instead. FIB can also be incorporated in a
system with both electron and ion beam columns, allowing the same feature to be
investigated using either of the beams.
B.1 Principle
FIB systems operate in a similar manner to a scanning electron microscope (SEM)
except that a ﬁnely focused beam of ions that can be operated at low currents
for imaging or high currents for site speciﬁc sputtering or milling [Ultaut 1997]. As
depicted in ﬁg.B.1, the gallium (Ga+) primary ion beam hits the sample surface and
sputters a small amount of material, which leaves the surface as either secondary
ions (i+ or i-) or neutral atoms (n0). The primary beam also produces secondary
electrons (e-). As the primary beam rasters on the sample surface, the signal from
the sputtered ions or secondary electrons is collected to form an image.
Figure B.1: Principle of FIB ablation using gallium ions. The interaction between the sample and
the Ga ions results in the emission of secondary ions (i+ or i-), neutral atoms (n0) and secondary
electrons (e-).
At low beam currents, very little material is sputtered and modern FIB systems
can easily achieve 5 nm imaging resolution (imaging resolution with Ga ions is
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limited to ≈5 nm by sputtering and detector eﬃciency). At higher primary currents,
a great deal of material can be removed by sputtering, allowing precision milling of
the specimen down to a sub micrometer or even a nano scale. In order to protect
the devices buried in the bulk of the sample, it is common to deposit a layer of a
few microns of metallic material such as tungsten before ablation. This deposition,
called ion beam induced deposition, is made possible thanks to the injection of a gas
(in our case tungsten carboxyl W(CO)6) into the vacuum chamber. By scanning
an area with the beam, the precursor gas will be decomposed into volatile and
non-volatile components; the non-volatile component remains on the surface as a
deposition. Tungsten metal deposition also allows metal lines to be put right where
needed, which can be very useful to avoid electrostatic discharges as demonstrated
in chapter 3 of this thesis.
Figure B.2: Principle of gas-assisted deposition in the FIB.
B.2 The instrument
Fig.B.3 shows a schematic of a FIB column, which can be divided into 3 main parts:
• the upper part which generates the beam comprises an ion source (see next
section), a suppressor and an extractor;
• then the beam goes through several apertures and lenses in order to control
the amount of current arriving on the sample;
• the last part enables the scanning of the sample, as in a SEM, and control the
resolution of the etching.
The instrument used for the preparation of the samples presented in this work,
a FEI strata 400, is illustrated in ﬁg.B.3. The FIB column can be seen, next to the
FEG electron column. The tungsten gas injector allows the deposition of tungsten
on the sample, while the Omniprobe is used to take the chunk out of the sample
after ablation and to ﬁx it on the copper grid dedicated to TEM observations.
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Figure B.3: Schematic of the FIB column (left), and picture of the FEI strata 400 used for the
preparation of the TEM samples (right).
B.3 Ion Beam Source
The FEI strata 400 relies on a gallium source which provides the Ga ions for the
etching of the samples. In such a source, gallium metal is placed in contact with
a tungsten needle. The heated gallium wets the tungsten and ﬂows to the tip of
the needle where the opposing forces of surface tension and electric ﬁeld form the
gallium into a cusp shaped tip called a Taylor cone. The tip radius of this cone is
extremely small (≈ 2 nm) and results in the creation of a huge electric ﬁeld (greater
than 108 volts per centimeter) which causes the ionization and ﬁeld emission of the
gallium atoms. The Ga ions are then accelerated to an energy of 1 to 30 keV, and
focused onto the sample by electrostatic lenses.

Appendix C
Transmission Electron Microscopy
Figure C.1: The FEI Titan microscope, used for the imaging of the samples presented in this work.
Here we present the principles of Transmission Electron Microscopy, with a de-
scription of the TEM instruments and the diﬀerent techniques used for the char-
acterization of the samples presented in this work. The following information was
gathered and summed up from [Williams 2009].
C.1 Principle
Following Abbe's theory [Abbe 1873], the maximum resolution achievable with an
optical microscope is directly linked to the wavelength of the photons, and to the
numerical aperture (NA) of the system. The resolution limit d of a microscope,
i.e. the smallest distance below which two neighboring points will no longer be
distinguished, is given by:
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d =
0.61λ
n sin(α)
=
0.61λ
NA
(C.1)
Where λ is the wavelength of the incoming photons, n is the refractive index of
the viewing medium, and α is the semi-angle of collection of the magnifying lens.
In the early twentieth century, the idea came to push the limit imposed by the
relatively long wavelength of visible light (≈ 400 to 800 nanometers), by involving
electrons, which we knew from wave mechanics theorized by de Broglie that they
had both the properties of particles and waves. This idea suggested that an electron
beam could be treated the same way as an electromagnetic wave in order to obtain
an image of a sample, hence getting around the limitations of visible light.
The wavelength of electrons is related to their kinetic energy via the de Broglie
equation, with an additional correction to account for relativistic eﬀects, as electrons'
velocity approaches the speed of light c in a TEM:
λe ≈ h√
2m0E(1 +
E
2m0c2
)
(C.2)
where h is Planck's constant, m0 is the rest mass of an electron and E is the
energy of the accelerated electron. From this equation we see that the wavelength
of electrons diminishes as more energy is given to them, thus leading to better
resolutions. In an electron microscope, the electrons are generated and accelerated
by an electron gun comprising a source and an electric ﬁeld, which is produced by
a potential diﬀerence between the source and an anode. The electron beam then
interacts with the sample with a spatial contrast due to diﬀerences of crystallinity,
density or chemical composition.
Typically, a Transmission Electron Microscope provides two main operating
modes (ﬁg.C.2):
• Conventional TEM mode, in which the electron beam is kept parallel while
arriving on the sample;
• Scanning mode (STEM), in which the electron beam is focused to form a small
probe which is scanned over the sample in a raster.
In conventional TEMmode, the electron beam interacts with the sample depend-
ing on the thickness, density or chemical composition of the object, thus leading to
the formation of a contrasted image by transparency of the observed area. This
mode also enables to obtain diﬀraction patterns, which are based on the wave be-
havior of electrons: when an electron wave hit a sample with crystalline structures,
diﬀraction happens. The incoming wave is diﬀracted in multiple secondary waves
which are then recombined to form a so-called diﬀraction pattern. These patterns
are very useful to determine the crystalline characteristics of the materials under
observation.
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Figure C.2: The two operating modes of a classical Transmission Electron Microscope: conventional
TEM (left) and Scanning TEM (right).
In STEM mode, the image is created by collecting the signals emitted from the
interaction of the probe (i.e. the focused beam) with the sample on each point of
the scanning.
C.2 The TEM instrument
A typical TEM is made of the following main elements (ﬁg.C.3):
• An electron gun, which provides the electron beam;
• Electromagnetic lenses to focus the beam;
• A detector system to form the image.
All these elements are placed in vacuum (from 10−7 mbar for the detector to
10−10 mbar for the electron gun), which ensure that the electrons will not interact
with any foreign particles. A cold trap (made of copper wires linked to a reservoir
of liquid nitrogen) is also used to cool down the region near the sample. This
system allows to condense the impurities remaining in these zone, keeping them
from contaminating the sample.
C.2.1 The electron gun
As said above, the electron beam in a TEM is generated by an electron gun. In
our case, the electrons are generated by a tungsten tip under a strong electric ﬁeld
(Field Emission Gun or FEG, ﬁg.C.4), providing highly coherent electrons which
ensure a good resolution of the images.
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Figure C.3: Schematic of a Transmission Electron Microscope with its main components.
Figure C.4: A FEG tip, showing the ﬁne tungsten needle.
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C.2.2 Electromagnetic lenses
Electron lenses are designed to act in a similar manner than an optical lens, by
focusing parallel rays at some constant focal length, but using electromagnetic coils
instead of glass lenses. The electrons movement in the electromagnetic lenses is thus
governed by Lorentz force ~F = −e~v × ~B. As this force doesn't imply any work, the
electrons are deviated without losing any energy when passing through the magnetic
ﬁeld. Fig.C.5 shows a schematic of the inside of an electron lens: the components
include the yoke, the magnetic coil, the poles, the polepiece, and the external con-
trol circuitry. For these lenses the ﬁeld produced must be radially symmetric, as
deviation from the radial symmetry of the magnetic lens causes aberrations such as
astigmatism, and worsens spherical and chromatic aberration.
Figure C.5: Cross section view of a typical electromagnetic lens (left) showing its main components.
The electrons are deviated because of the Lorentz force applied to them (right).
C.2.3 Apertures
Apertures are annular metallic plates, through which electrons that are further
than a ﬁxed distance from the optic axis may be excluded. These consist of a small
metallic disc that is suﬃciently thick to prevent electrons from passing through the
disc, whilst permitting axial electrons. This permission of central electrons in a TEM
causes two eﬀects simultaneously: ﬁrstly, apertures decrease the beam intensity as
electrons are ﬁltered from the beam, which may be desired in the case of beam
sensitive samples. Secondly, this ﬁltering removes electrons that are scattered to
high angles, which may be due to unwanted processes such as spherical or chromatic
aberration, or due to diﬀraction from interaction within the sample.
Apertures are either a ﬁxed aperture within the column, such as at the condenser
lens, or are a movable aperture, which can be inserted or withdrawn from the beam
path, or moved in the plane perpendicular to the beam path. Aperture assemblies
are mechanical devices which allow for the selection of diﬀerent aperture sizes, which
may be used by the operator to trade oﬀ intensity and the ﬁltering eﬀect of the
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aperture. Aperture assemblies are often equipped with micrometers to move the
aperture, required during optical calibration.
C.2.4 Detectors and display
In conventional TEM mode, the transmitted beam is projected on a simple phosphor
screen for direct observations, or on a CCD camera for the acquisition of the image.
In STEM mode, the scattered electrons from the interactions of the probe with
the sample are collected on semiconductor detectors as depicted in ﬁg.C.6.
Figure C.6: Schematic of the diﬀerent detectors used for imaging in STEM mode.
The positions and architectures of the detectors allow to collect either the elec-
trons strongly scattered (Dark Field imaging), or the ones scattered at smaller angles
(Bright Field imaging). The image is ﬁnally obtained by reconstruction of the signals
gathered from all the points scanned.
C.3 Bright Field imaging in conventional TEM mode
Contrast formation in conventional TEM mode depends greatly on the mode of
operation. Complex imaging techniques, which utilize the unique ability to change
lens strength or to deactivate a lens, allow for many operating modes. These modes
may be used to discern information that is of particular interest to the investiga-
tor. In the next paragraphs we will focus on the two imaging modes used for the
characterization of our samples, namely Bright Field (BF) and Dark Field (DF)
imaging.
The most common mode of operation for a TEM is the Bright Field imaging
mode. In this mode the contrast formation, when considered classically, is formed
directly by occlusion and absorption of electrons in the sample. Thicker regions of
the sample, or regions with a higher atomic number will appear dark, whilst regions
with no sample in the beam path will appear bright - hence the term Bright Field.
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The image is in eﬀect assumed to be a simple two dimensional projection of the
sample down the optic axis.
C.4 Diﬀraction Patterns and Dark Field imaging
C.4.1 Diﬀraction Patterns
Instead of looking at the image formed by the transmitted beam, we can be inter-
ested in looking at the diﬀraction of electrons. Indeed, if the sample under observa-
tion exhibits crystalline structures, the electron beam can undergo Bragg scattering
which disperses electrons into discrete locations in the back focal plane. By tuning
the electromagnetic lenses such that the back focal plane of the lens is placed on
the imaging apparatus, a diﬀraction pattern can be generated (ﬁg.C.7).
Figure C.7: Crystalline diﬀraction pattern from a twinned crystalline grain of Austenitic steel.
For thin crystalline samples, this produces an image that consists of a pattern
of dots in the case of a single crystal, a series of rings in the case of a polycrystalline
material, or blurred disks in the case of amorphous solid material. For the single
crystal case the diﬀraction pattern is dependent upon the orientation of the specimen
and the structure of the sample illuminated by the electron beam. This image
provides us with information about the space group symmetries in the crystal and
the crystal's orientation to the beam path. Practically, the indexation of diﬀraction
patterns (i.e. the identiﬁcation of the diﬀraction spots) is done using a dedicated
software (JEMS in our case) which emulates the possible patterns for a material of
known stoechiometry at various orientations, and compare those to the experimental
data in order to ﬁnd an eventual match. Note that this supposes that we already
have an idea of the material stoechiometry before the indexation.
In our case, the majority of the diﬀraction patterns presented have been ob-
tained using Nano Beam Diﬀraction (NBD). In this mode, the electron beam is
kept parallel but reduced to the smallest diameter achievable (≈ 5 nm). This en-
ables to investigate on the crystallinity of small crystalline structures at very precise
locations.
The NBD patterns given in our studies exhibit disks instead of points. Indeed,
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to be able to achieve such a small spatial resolution, the beam has to be slightly con-
vergent, and is thus not perfectly parallel. This convergence results in the widening
of the spots, as observed in our patterns.
C.4.2 Dark Field imaging
By the placement of an aperture (the objective aperture) in the back focal plane,
we can select (or exclude) speciﬁc diﬀraction spots. Thus, only parts of the sample
that are causing the electrons to scatter to the selected diﬀraction spots will end
up projected onto the imaging apparatus. The other parts of the sample which
diﬀract electrons to other angles will appear dark, hence the name Dark Field. This
imaging mode enables to highlight crystalline grains of a particular orientation in
our samples, giving therefore important information about the crystallinity of the
material.
C.5 Electron Energy Loss Spectroscopy
Electron energy-loss spectrometry (EELS) is the analysis of the energy distribution
of electrons that have come through the specimen. These electrons may have lost no
energy or may have suﬀered inelastic (usually electron-electron) collisions. These
energy-loss events provide us information about the chemistry and the electronic
structure of the specimen atoms. In order to examine the spectrum of electron
energies, we use a magnetic-prism spectrometer, which acts in a similar manner
as a prism diﬀracting visible light into rays of diﬀerent colors: when entering the
magnetic prism, the electrons are deviated by the magnetic ﬁeld with a strength
which depends on the energy of the electrons (ﬁg.C.8).
There is only one kind of spectrometer commercially available, manufactured
by Gatan, Inc. termed a parallel-collection EELS or PEELS. The magnetic-prism
(sometimes called a magnetic-sector) system is mounted on a TEM or STEM after
the viewing screen or post-specimen detectors. A CCD camera is placed at the very
end of the system to collect the electrons and form the ﬁnal spectrum.
An example of an EELS spectrum is shown in ﬁg.C.9. The low-loss region con-
tains electronic information from the more weakly bound conduction and valence-
band electrons, while the high-loss region contains information from inelastic inter-
actions with the inner or core shells.
In our case, we will focus on the high-loss region since it enables direct elemental
identiﬁcation. Indeed, when an electron beam transfers suﬃcient energy to a core-
shell electron (i.e., one in the inner, more tightly bound K, L, M, etc., shells) to move
it outside the attractive ﬁeld of the nucleus, the atom is said to be ionized. We call
the ionization-loss signal in the EELS spectrum an "edge", and these edges are used
as the basis for elemental mapping. For each element of the periodic classiﬁcation
correspond one or several edges which can be found in EELS tables. By looking
at these tables we can identify the edges corresponding to the elements we are
interested in, namely germanium (1217 eV), antimony (527 eV) and tellurium (577
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Figure C.8: [LEFT] Schematic diagram showing how a PEELS is interfaced below the viewing
screen of a TEM and the position of the various components. [RIGHT] Dispersive and focusing
properties of a magnetic prism (a) in a plane perpendicular to the magnetic ﬁeld and (b) parallel
to the ﬁeld. Solid lines represent zero-loss electrons (E = 0); dashed lines represent those that have
lost energy during transmission through the specimen.
Figure C.9: An EELS spectrum displayed in logarithmic intensity mode. The zero-loss peak is
an order of magnitude more intense than the low energy-loss portion, which is many orders of
magnitude more intense than the small ionization edges identiﬁed in the high energy-loss range.
Note the relatively high (and rapidly changing) background.
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eV) in our case. From here, we can perform EELS maps as described in chapter
3. The software used for the acquisition of EELS spectra (Digital Micrograph)
also allows quantitative analyses. For these analyses, the software determines the
number of atoms N responsible for the intensity I of each edge. N is related to I by
a sensitivity factor σ, called the partial ionization cross section, which depends on
the elements analyzed. The basic equation for quantitative analyses is then given
by:
I = N × I0 × σ (C.3)
Where I0 is the integrated intensity of the zero-loss peak (i.e. the number of
electrons which didn't lose any energy). In application, the diﬀerent edges are
integrated on an arbitrary energy range ∆ (chosen by the experimenter). The angle
of collection β also has to be taken into account for the calculation of the cross
section factor. The previous equation then becomes:
I(∆, β) = N × I0(β)× σ(∆, β) (C.4)
With this equation, we can perform relative quantitative measurements between
diﬀerent elements. For example, in the case of two elements A & B, we have:
NA
NB
=
IA(∆, β)× σB(∆, β)
IB(∆, β)× σA(∆, β (C.5)
The most delicate part of this method is the calculation of the cross sections
factors. Indeed, these factors depend on many parameters, such as the incident
energy, the convergence angle... Simple models can be used to compute them, as
the hydrogenic model, but they are not very accurate. For best results, we used the
Hartree-Slater models, which are much more complicated to calculate as based on
quantum mechanical equations. These calculations are automatically performed by
the Digital Micrograph software, which provides both hydrogenic and Hartree-Slater
models.
Appendix D
The simulation tool
D.1 The Level Set Method
The Level Set Method (LSM) enables to simulate the evolution of complex interfaces,
as it is the case in phase-change memories where the amorphous/crystalline interface
evolves during the pulse application [Gliere 2011]. There are several advantages of
using this method:
• intrinsic ability to deal with multiple connected interfaces and their topological
changes;
• natural extension to three-dimensional problems;
• capability to provide accurate values of the interface normal and curvature
In the LSM, the interface Γ between two domains is captured as the zero level
set of a smooth function φ:
Γ(t) = (x, t)|φ(x, t) = 0 (D.1)
The transient motion of Γ is computed by advecting the level set function φ with
a velocity ﬁeld v, deﬁned by the physical problem to solve:
∂φ/∂t+ v.gradφ = 0 (D.2)
In our case, Γ lies between the crystal and amorphous phases, and the interface
velocity is taken as the crystal growth speed. The chosen level set method is deﬁned
as a signed distance, positive in the crystalline phase and negative in the amorphous
phase.
D.2 Simulation of nucleation and growth
The equations used for the modeling of crystal nucleation and growth have been
introduced in the ﬁrst chapter, when we presented the physics of crystallization in
phase-change materials. They are given back hereafter as a reminder.
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D.2.1 Nucleation
The nucleation rate is given by:
I = Isexp(−τ/δt) (D.3)
In which τ is the time needed to establish the stationary state population of
nuclei and δt is the isothermal holding time, based on the local temperature variation
rate δT/δt. The stationary nucleation rate Is is deﬁned by:
Is = N × γ ×On × Ze × exp(−∆G
?
kBT
) (D.4)
Where N is the density of nucleation sites, γ is the atomic jump frequency, Ze
is the Zeldovich factor, O?n is the number of atoms at the surface of the critical size
nucleus and ∆G? is the free energy associated to the creation of a stable nucleus.
D.2.2 Growth
The growth speed of a crystalline nucleus (in m.s−1) is given by:
v(T ) = d× ν × (exp(− Q
kT
)− exp(−Q+ ∆Gvd
3
kT
)) (D.5)
In which ν is the atomic vibration frequency (in s−1), Q is the energy barrier of
the liquid to crystal transition (in J), and d is the interatomic distance.
D.3 Coupling the Level Set Method with an electro-
thermal solver
The electro-thermal solver used to determine the distributions of electric potential
V, electric current density j, and temperature T, relies on the coupled system of
partial diﬀerential equations formed by the current conservation and heat transfer
equations:
div(−σgradV ) = 0 (D.6)
ρCp∂T/∂t− div(−kgradT ) = j2/σ (D.7)
where σ, ρ, Cp and k are respectively the material electrical conductivity, density,
heat capacity and thermal conductivity.
The simulation of the threshold switching mechanism is based on the electric ﬁeld
dependence of the amorphous PCM conductivity [Wright 2006]. The conductivities
of the crystalline and amorphous phases are also temperature dependent. They are
given by:
σcr = σ
0
crexp(−Ecr/(kT )) (D.8)
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σam = σ
0
amexp(−Eam/(kT ))exp(E/E0) (D.9)
where σ0cr and σ
0
am are prefactors for the conductivities of crystalline and amor-
phous phases, Ecr and Eam are the thermal activation energies and E0 is the critical
electric ﬁeld for switching.
D.4 Numerical methods and implementation
The 2D spatial discretization of the conservation and heat transfer equations is done
using the Finite Volume Method which creates an adaptative quadtree grid. The
computation of the model presented above includes the following steps:
• calculation of local homogeneous and heterogeneous nucleation rates and crys-
tal growth speed;
• random nucleation in the amorphous material;
• transient evolution of the level set function;
• segmentation of the PCM domain in three diﬀerent phases (crystalline, amor-
phous and liquid)
The level set function is computed on a regular mesh, built on the PCM domain
only. The stochastic character of nucleation is reproduced as follows: in each LSM
mesh cell of the PCM domain, if the temperature is below the melting temperature
and the cell is not in the crystalline phase, a Monte Carlo approach of nucleation is
used, where the nucleation probability is deﬁned from the local nucleation rates.
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Electrical characterization & TEM Study of the Physical
Mechanisms implied in Reliability Issues of Ge-rich GST
Phase-Change Memories.
Abstract: In this thesis we provide a detailed study of the mechanisms responsi-
ble for data loss in Ge-rich Ge2Sb2Te5 Phase-Change Memories, namely resistance
drift over time and recrystallization of the amorphous phase. The context of this
work is ﬁrst presented with a rapid overview of the semiconductor memory market
and a comparison of emerging non-volatile memories. The working principles of
PRAM technology are introduced, together with its advantages, its drawbacks, and
the physics governing the crystallization process in phase-change materials, before
describing the reliability issues in which we are interested.
A full electrical characterization of devices integrating germanium-enriched GST
alloys is then proposed, starting with the characterization of the materials used in
our PCM cells and introducing the beneﬁts of Ge-rich GST alloys over standard
GST. The electrical performances of devices integrating those materials are ana-
lyzed, with a statistical study of the SET & RESET characteristics, programming
window, endurance and crystallization speed. We then focus on the main topic of
this thesis by analyzing the resistance drift of the SET state of our Ge-rich devices,
as well as the retention performances of the RESET state.
In the last part, we investigate on the physical mechanisms involved in these
phenomena by providing a detailed study of the cells' structure, thanks to Trans-
mission Electron Microscopy (TEM). The experimental conditions and setups are
described before presenting the results which allowed us to go deeper into the com-
prehension of the resistance drift and the recrystallization of the amorphous phase
in Ge-rich devices. A discussion is ﬁnally proposed, linking the results of the elec-
trical characterizations with the TEM analyses, leading to new perspectives for the
optimization of PRAM devices.
Keywords: Phase-Change Memory (PCM), Ge-rich, reliability, drift, data
retention, Transmission Electron Microscopy (TEM).
Caractérisation électrique & analyse TEM des mécanismes
physiques impliqués dans les problèmes de ﬁabilité des mémoires à
changement de phase enrichies en germanium.
Résumé: Dans cette thèse, nous proposons une étude détaillée des mécanismes
responsables de la perte de données dans les mémoires à changement de phase en-
richies en germanium (Ge-rich PRAMs), à savoir la dérive de la résistance au cours
du temps et la recristallisation de la phase amorphe. Nous commençons par une
présentation du contexte dans lequel s'inscrit cette étude an donnant un aperçu
rapide du marché des mémoires à semiconducteur et une comparaison des mémoires
non volatiles émergentes. Les principes de fonctionnement de la technologie PRAM
sont introduits, avec ses avantages, ses inconvénients, ainsi que la physique régissant
le processus de cristallisation dans les matériaux à changement de phase, avant de
décrire les problèmes de ﬁabilité qui nous intéressent.
Une caractérisation électrique complète de dispositifs intégrant des alliages de
GST enrichi en germanium est ensuite proposée, en commençant par la caractéri-
sation des matériaux utilisés dans nos cellules, introduisant alors les avantages des
alliages enrichis en Ge sur le GST standard. Les performances électriques des dis-
positifs intégrant ces matériaux sont analysées, avec une étude statistique des car-
actéristiques SET & RESET, de la fenêtre de programmation, de l'endurance et de
la vitesse de cristallisation. Nous nous concentrons ensuite sur le thème principal
de cette thèse en analysant la dérive en résistance de l'état SET de nos dispositifs
Ge-rich, ainsi que les performances de rétention de l'état RESET.
Dans la dernière partie, nous étudions les mécanismes physiques impliqués dans
ces phénomènes en fournissant une étude détaillée de la structure des cellules, grâce
à l'utilisation de la Microscopie Electronique en Transmission (MET). Les conditions
et conﬁgurations expérimentales sont décrites, avant de présenter les résultats qui
nous ont permis d'aller plus loin dans la compréhension de la dérive en résistance et
de la recristallisation de la phase amorphe dans les dispositifs Ge-rich. Une discus-
sion est ﬁnalement proposée, reliant les résultats des caractérisations électriques avec
ceux des analyses TEM, conduisant à de nouvelles perspectives pour l'optimisation
des dispositifs PRAMs.
Mots clés : Mémoires à changement de phase, Ge-rich, ﬁabilité, drift, rétention
de donnée, Microscopie Electronique en Transmission.
Résumé français 
 
 
I. Introduction 
 
 
Depuis l'invention des premiers ordinateurs électroniques dans les années 30, l'importance des 
mémoires dans notre vie quotidienne n'a cessé de croître. Elles sont présentes de nos jours dans 
la plupart des systèmes électroniques comme les ordinateurs, les téléphones portables, les 
télévisions, l'électroménager, les consoles de jeux... Si la technologie Flash dominait le marché 
des mémoires non-volatiles jusqu'à maintenant, ses limitations physiques l'empêchent 
d'atteindre des niveaux de miniaturisation plus critiques, et ouvrent de ce fait la voie à de 
nouvelles technologies comme les mémoires à changement de phase (ou PCM pour "Phase-
Change Memories", fig. 1), souvent considérées comme l'alternative la plus prometteuse. En 
effet la structure et le principe de fonctionnement de ces dernières offrent de nombreux 
avantages, notamment un fort potentiel de miniaturisation, des vitesses d'écriture élevées, une 
grande endurance et un faible coût de production. Cependant, certains points clés concernant la 
fiabilité des PCM doivent encore être améliorés afin de pouvoir répondre au cahier des charges 
d'applications contraignantes comme le marché automobile, où les mémoires sont soumises à 
de hautes températures. Au cours de ces dernières années, de nombreux efforts ont été faits pour 
améliorer la stabilité thermique des PCMs, et de remarquables progrès ont été accomplis dans 
ce sens avec le développement de matériaux innovants tels que les alliages de Ge2Sb2Te5 (GST) 
enrichis en germanium, ou "Ge-rich GST". Malheureusement, l'utilisation de ces matériaux 
accentue un autre phénomène nuisible à la fiabilité des mémoires : la dérive de la résistance au 
fil du temps, ou « drift » (fig. 2). Dans cette thèse, les mécanismes physiques régissant la 
fiabilité des PCM enrichies en germanium sont étudiés, d'abord par la caractérisation des 
performances électriques des mémoires, puis en couplant ces résultats avec les analyses 
morphologiques obtenues par Microscopie Electronique en Transmission (MET ou TEM pour 
"Transmission Electron Microscopy"). Ce couplage systématique entre analyses électriques et 
morphologiques des dispositifs nous permettra ainsi d’apporter des éléments de réponse quant 
aux mécanismes microscopiques à l’origine des phénomènes étudiés. 
 
 
 
 
Fig. 1 : principe de fonctionnement d’une mémoire à changement de phase. Le stockage de 
l'information repose sur le basculement du matériau entre une phase amorphe (état hautement résistif, 
dit « RESET ») et une phase cristalline (état faiblement résistif, dit « SET »), rendu possible par le 
chauffage du matériau à changement de phase grâce à l’application de pulses électriques. 
  
 
II. Caractérisations électriques 
 
Afin d’évaluer le comportement des matériaux étudiés en fonction de la température, plusieurs 
types de caractérisations ont été effectuées sur des couches minces d’alliages de GST enrichis 
avec différents pourcentage de germanium. En premier lieu, la température de cristallisation de 
ces alliages a été déterminée par mesure de la résistivité du matériau en fonction de la 
température. Les résultats de ces expériences (fig. 3) montrent que l’enrichissement en 
germanium permet d’augmenter considérablement la température de cristallisation des 
matériaux, améliorant de ce fait leur stabilité thermique. 
 
Ces matériaux ont ensuite été intégrés dans des mémoires de type « wall » (fig. 4) afin de tester 
leurs performances électriques. Si les tests de rétention de données ont montré que 
l’enrichissement en germanium permettait de garder l’information stockée pendant 10 ans à 
plus de 200°C (contre 85°C pour le GST standard), les mesures de drift ont en revanche révélé 
que cet enrichissement tend également à accentuer la dérive de la résistance au cours du temps 
(fig. 5). Ce phénomène étant préjudiciable à la fiabilité des états SET de ces mémoires, d’autres 
méthodes de programmation ont été testées (fig. 6), en mesurant également leur impact sur le 
drift des mémoires (fig. 7). La programmation SETMIN, correspondant à une série 
Fig. 2 : illustration du drift de la résistance des mémoires PCM au cours du temps 
(Boniardi et al.,  IEEE 2010). 
Fig. 3 : mesures de résistivité des matériaux étudiés en fonction de la température. La chute soudaine 
de la résistivité correspond à la cristallisation du matériau. Les températures de cristallisation ainsi 
mesurées augmentent avec le pourcentage de germanium présent dans le matériau. Le dopage en azote 
participe également à cette augmentation. 
 
d’impulsions électroniques d’intensité décroissante, permet d’atteindre les plus faibles 
coefficients de drift mesurés, mais présente l’inconvénient d’être beaucoup trop longue pour 
des applications industrielles. La programmation dite SETLOW, correspondant à une impulsion 
RESET suivie quelques nanosecondes plus tard d’une impulsion SET, permet d’atteindre des 
états faiblement résistifs en utilisant des courants plus faibles qu’une programmation SET 
standard, et d’obtenir  des coefficients de drift proches de ceux obtenus par la programmation 
SETMIN, tout en maintenant des temps de programmation acceptables. 
La structure du matériau à changement de phase à l’intérieur des mémoires ainsi programmées 
a ensuite été étudiée par microscopie électronique en transmission, dans le but de comprendre 
les raisons microscopiques à l’origine de ces différences de comportement macroscopiques. 
 
 
 
 
Fig. 4 : schéma de la structure des mémoires étudiées. Les impulsions électriques sont appliquées au 
matériau à changement de phase par le biais du « heater ». La zone active désigne alors le volume de 
matériau affecté par les impulsions. 
Fig. 5 : coefficients de drift mesurés sur des mémoires Ge-rich, montrant l’augmentation du 
phénomène de drift avec l’enrichissement en germanium. 
 
Fig. 6 : les trois procédures de programmation SET étudiées : au centre, la programmation SET 
standard ; à gauche, la procédure SETMIN ; et à droite, la programmation SETLOW. 
 
 III. Analyses TEM et simulations 
 
Les résultats des analyses TEM permettent de mettre en évidence les différences 
morphologiques entre les mémoires programmées dans les états RESET, SET, SETMIN et 
SETLOW. Comme prévu, les états RESET présentent une zone active amorphe (zone active = 
région du matériau à changement de phase affectée par les impulsions électroniques), tandis 
que cette zone est cristalline dans les états SET et SETMIN (fig. 8).  
La zone active des mémoires programmées dans l’état SETLOW présente une morphologie 
particulière, jusqu’alors jamais observée, constituée d’une colonne cristalline traversant un 
dôme amorphe (fig. 9). Ces différences de structures cristallines sont encore plus visibles sur 
les images en champ sombre (fig. 10) : la zone active des états SET présentent de nombreux 
grains cristallins de tailles très inférieures à ceux mis en évidence dans les états SETMIN, dans 
lesquels on peut observer la formation d’une structure cristalline couvrant toute l’épaisseur du 
matériau à changement de phase et permettant ainsi une meilleure conduction du courant du 
heater à la top electrode. Les états SETLOW présentent également une structure cristalline 
similaire, mais cette dernière est entourée de matériau amorphe, résidus de l’amorphisation 
Fig. 8 : images TEM en champ clair et clichés de diffraction obtenus sur trois mémoires en état RESET, 
SET standard et SETMIN. Le dôme amorphe créé par l’impulsion RESET est bien visible, alors que 
les états SET et SETMIN présentent une zone active totalement cristalline. 
Fig. 7 : moyenne des coefficients de drift mesurés en fonction de l’état de programmation des 
mémoires. La programmation SETMIN permet d’obtenir les plus faibles coefficients, suivi de la 
programmation SETLOW qui présentent également des valeurs plus faibles que la programmation 
SET standard 
 
engendrée par l’impulsion RESET. La formation de cette « colonne » cristalline dans les états 
SETLOW a été étudiée à l’aide de simulations recréant la cristallisation de la zone active à 
faibles courants (fig. 11). Les résultats de ces simulations montrent la croissance du matériau 
cristallin au-dessus du dome amorphe jusqu’à atteindre le heater, laissant deux poches de 
matériau amorphe de part et d’autre du chemin conducteur ainsi créé. Ces résultats concordent 
avec les observations TEM et permettent d’expliquer comment la programmation SETLOW 
permet d’atteindre des états très faiblement résistifs.  
 
 
Fig. 10 : images TEM en champ sombre des mémoires programmées en état SET standard, SETMIN 
et SETLOW. Les états SETMIN et SETLOW présentent de larges structures cristallines s’étendant du 
heater jusqu’à la top electrode, tandis que des grains cristallins plus petits et plus nombreux sont 
visibles dans la mémoire SET standard. La morphologie particulière de l’état SETLOW est également 
mise en évidence, avec un résidu de dôme amorphe traversé par un chemin cristallin. 
Fig. 9 : images TEM en champ clair et clichés de diffraction obtenus sur une mémoire programmée en 
état SETLOW, montrant la présence de deux zones, l’une amorphe et l’autre cristalline, à l’intérieur 
de a zone active. 
  
 
La migration des atomes à l’intérieur du matériau à changement de phase a également été 
étudiée par spectroscopie EELS (Electron Energy Loss Spectroscopy). Les cartographies 
réalisées à l’aide de cette technique permettent de mettre en évidence la répartition des éléments 
dans le matériau, et en particulier dans la zone active. Les résultats obtenus (fig. 12) montrent 
la migration des atomes de germanium vers la périphérie de la zone active tandis que le tellure 
et l’antimoine migrent vers l’intérieur de cette dernière, et ce quelle que soit l’état de 
programmation des cellules. La concentration en germanium dans la zone active reste 
cependant bien plus élevée dans les dispositifs enrichis en germanium que dans les mémoires 
intégrant du GST non enrichi, et c’est pourquoi les cellules Ge-rich présentent une meilleure 
rétention des données (Cf résultats des caractérisations électriques).  
 
Fig. 11 : résultats des simulations de programmation SET à faible courant (SETLOW), montrant la 
croissance du cristal au dessus du dôme amorphe vers le heater, laissant deux poches de résidus 
amorphes de part et d’autre du chemin cristallin ainsi créé. 
 
Fig. 11 : cartographies EELS de la répartition des éléments dans les mémoires étudiées, montrant la 
même tendance de migration atomique en dépit de l’état de programmation : les atomes de germanium 
tendent à être expulsés vers la périphérie de la zone active tandis que le tellure et l’antimoine s’y 
concentrent. 
IV. Conclusion 
Cette étude to a permis de répondre à deux principales interrogations : 
- Premièrement, comment expliquer et limiter l’augmentation du phénomène de drift dans 
les états SET des mémoires Ge-rich ? 
- Et deuxièmement, comment expliquer les performances de rétention des états RESET 
de ces mémoires ? 
Concernant le phénomène de drift dans les états SET, nous avons vu que le paramétrage des 
impulsions électriques utilisées pour programmer les cellules permet de minimiser cet effet. 
Les analyses TEM ont montré que la programmation SETLOW est à l’origine de la création 
d’un chemin de conduction efficace avec peu de résidus amorphes comparé à la programmation 
SET standard, conduisant ainsi à un drift réduit. 
Pour ce qui est de la rétention des états RESET, les cartographies EELS ont révélé la tendance 
générale de migration des atomes de germanium qui sont expulsés de la zone active. 
L’enrichissement en germanium permet cependant de balancer ce phénomène et de garder une 
composition plus riche en germanium que dans les zones actives des mémoires au GST non 
enrichi, améliorant ainsi les performances de rétention de données. 
Ces résultats permettent d’avancer dans la compréhension des phénomènes physiques régissant 
les performances électriques des mémoires à changement de phase. Ils participent ainsi à 
l’optimisation de ces dernières et au développement de nouvelles perspectives, comme 
l’élaboration de matériaux encore plus efficaces, ou de nouvelles architectures comme la 
structure confinée, permettant l’essor des mémoires à changement de phases vers de nouveaux 
marchés potentiels. 
 
 
 
 
 
 
 
 
 
 
 
 
 
